NDLI: Analytical distortion calculation method for CMOS amplifier stages

Content Provider	IET Digital Library
Author	Zhang, Ailin Shi, Guoyong
Abstract	Operational amplifiers (opamps) are often designed in stages. Distortion analysis of multistage opamps is challenging due to multiple non-linearity sources. Therefore, one effective analysis method is to consider a multistage opamp model as a cascade of condensed stages, with each stage modelled by one weakly non-linear element. Then, in order to obtain a satisfactory distortion model, accurate characterisation of the non-linearity of each stage is necessary. In this Letter, the authors propose an analytical calculation method for modelling the weak non-linearity of an amplifier stage consisting of several interconnected transistors. A stage circuit model created by this method can be used to produce analytical harmonic distortion characterisation of closed-loop circuits with peripheral elements. Numerical accuracy of the analytical method has been validated by transistor-level simulation.
Starting Page	696
Ending Page	698
Page Count	3
ISSN	00135194
Volume Number	56
e-ISSN	1350911X
Issue Number	Issue 14, Jul (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/56/14
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2020.0824
Journal	Electronics Letters
Publisher Date	2020-05-13
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplifier Stage Amplifiers Analytical Calculation Method Analytical Distortion Calculation Method Analytical Harmonic Distortion Characterisation Circuit Simulation Closed Loop System Closed-loop Circuit CMOS Amplifier Stages CMOS Analogue Integrated Circuit CMOS Integrated Circuit Distortion Analysis Effective Analysis Method Harmonic Distortion Interconnected Transistors Multistage Opamp Model Multistage Opamps Nonlinear Element Nonlinearity Source Operational Amplifier Satisfactory Distortion Model Stage Circuit Model Transistor-level Simulation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

EMI susceptibility of DTMOS opamps

Compensation strategy for high-speed three-stage switched-capacitor amplifiers

Power-efficient class-AB telescopic cascode opamp

Current-reuse single Miller feedforward compensation for multi-stage amplifiers

0.9 V third-order 132 MHz single-OPAMP analogue filter in 28 nm CMOS

Placement and routing method for analogue layout generation using modified cuckoo optimisation algorithm

High frequency CMOS amplifier with improved linearity

Distortion in RF CMOS short-channel low-noise amplifiers

Bulk-driven adaptively biased OTA in 0.18 μm CMOS

Analytical distortion calculation method for CMOS amplifier stages

Similar Documents

EMI susceptibility of DTMOS opamps

Compensation strategy for high-speed three-stage switched-capacitor amplifiers

Power-efficient class-AB telescopic cascode opamp

Current-reuse single Miller feedforward compensation for multi-stage amplifiers

0.9 V third-order 132 MHz single-OPAMP analogue filter in 28 nm CMOS

Placement and routing method for analogue layout generation using modified cuckoo optimisation algorithm

High frequency CMOS amplifier with improved linearity

Distortion in RF CMOS short-channel low-noise amplifiers

Bulk-driven adaptively biased OTA in 0.18 μm CMOS

Analytical distortion calculation method for CMOS amplifier stages