NDLI: TiGeR, the Transmeta Instruction GEneratoR: A Production Based, Pseudo Random Instruction x86 Test Generator

Content Provider	IEEE Xplore Digital Library
Author	Nadkarni, A.S. Kenville, T.
Copyright Year	2005
Description	Author affiliation: Transmeta Corp., Santa Clara, CA (Nadkarni, A.S.; Kenville, T.)
Abstract	Real world software applications, in addition to carefully crafted test cases, are often used in microprocessor and system verification as they exercise the interaction of many different functional blocks in the processor In the case of dynamic binary translation based microprocessors like Efficeon and Crusoe, they also exercise the code morphing software (CMS), the firmware layer that provides x86 compatibility. However this approach has limitations in that it is exceedingly difficult to identify, isolate, reproduce and debug failures and no single application may exercise most of the architectural corner cases of the CPU. Hence we have developed an x86 random instruction generator that generates code that has the characteristics of typical 32 bit protected mode programs. The instruction generator is highly configurable and deterministic, and has been successfully used in the verification of the Efficeon line of processors through all its phases of development and productization. The instruction generator is production based, in the sense that it generates code based on a set of rules called productions
Sponsorship	TTTC: IEEE Comput. Soc. Test Techol. Tech. Council
Starting Page	2
Ending Page	7
File Size	119754
Page Count	6
File Format	PDF
ISBN	076952320X
ISSN	15504093
DOI	10.1109/MTV.2004.24
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-09-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Software testing System testing Optimizing compilers Microprocessors Character generation Production Collision mitigation Application software VLIW Stress
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Transmeta Code Morphing/spl trade/ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges

Global predicate analysis and its application to register allocation

An efficient compiled simulation system for VLIW code verification

DVGen: a test generator for the transmeta Efficeon VLIW processor

An approach to functional testing of VLIW architectures

Compilers for instruction-level parallelism

Functional coverage driven test generation for validation of pipelined processors

Detecting VLIW Hard Errors Cost-Effectively through a Software-Based Approach

Functional units utilization in a multiple-instruction issue architecture

TiGeR, the Transmeta Instruction GEneratoR: A Production Based, Pseudo Random Instruction x86 Test Generator

Similar Documents

The Transmeta Code Morphing/spl trade/ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges

Global predicate analysis and its application to register allocation

An efficient compiled simulation system for VLIW code verification

DVGen: a test generator for the transmeta Efficeon VLIW processor

An approach to functional testing of VLIW architectures

Compilers for instruction-level parallelism

Functional coverage driven test generation for validation of pipelined processors

Detecting VLIW Hard Errors Cost-Effectively through a Software-Based Approach

Functional units utilization in a multiple-instruction issue architecture

TiGeR, the Transmeta Instruction GEneratoR: A Production Based, Pseudo Random Instruction x86 Test Generator