NDLI: The Min-Max in LC and Max-Log MAP in LC for MTR Decoding in Two-Track Magnetic Recording Systems

Content Provider	IEEE Xplore Digital Library
Author	Djuric, N. Senk, V.
Copyright Year	2015
Description	Author affiliation: Fac. of Tech. Sci., Univ. of Novi Sad, Novi Sad, Serbia (Djuric, N.; Senk, V.)
Abstract	The soft-decision decoding methods for maximum-transition-run (MTR) codes have been considered extensively, in order to enable a wider implementation of MTR codes in magnetic recording systems. The approaches, named as the min-max in LC and the max-log MAP in LC have been proposed, emerging as reasonable solutions for MTR codes. Both methods force the soft-values propagation through the Boolean logic circuits of decoder, encouraging the concatenation of MTR with some powerful error-correcting codes, such as low-density parity-check (LDPC) codes. In this paper, the min-max in LC and the max-log MAP in LC have been analyzed in the framework of a simple LDPC-MTR concatenation, over the two-track two-head interfering E2PR4 magnetic recording channel. In the case of a rate 4/5 (2, k = 8) MTR code utilization and the low-level of inter-track interference, the proposed methods offer 1.9 dB and 1.7 dB of decoding gain, for BER = 10-5. However, the complexity analysis shows that the min-max in LC is in advantage comparing to the max-log MAP in LC.
Starting Page	324
Ending Page	328
File Size	1749523
Page Count	5
File Format	PDF
ISBN	9781467382977
DOI	10.1109/CSE.2015.18
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-10-21
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	magnetic recording systems Symmetric matrices Logic circuits MTR codes Parity check codes Encoding Decoding Complexity theory soft-decision decoding LDPC codes Magnetic recording
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MAP decoding of MTR codes in multiple-head magnetic recording systems

Soft-decision Decoding of MTR Codes Using MAP in LC Approach

The MAP in LC concept for MTR decoding in multiple-head magnetic recording systems

MAP decoding of MTR codes in LDPC-MTR encoded magnetic recording systems

Soft-output decoding of LDPC-MTR codes concatenation over two-track two-head E/sup 2/PR4 channel

Methods for the Soft-Decision Decoding of MTR Codes in Multiple-Head Magnetic Recording Systems

MTR decoding employing MAP algorithm in Boolean logic circuits

Soft-Output Decoding in Multiple-Head MTR Encoded Magnetic Recording Systems

The MAP Implementation in Logic Circuits for Soft-Decision Decoding of MTR Codes

The Min-Max in LC and Max-Log MAP in LC for MTR Decoding in Two-Track Magnetic Recording Systems

Similar Documents

MAP decoding of MTR codes in multiple-head magnetic recording systems

Soft-decision Decoding of MTR Codes Using MAP in LC Approach

The MAP in LC concept for MTR decoding in multiple-head magnetic recording systems

MAP decoding of MTR codes in LDPC-MTR encoded magnetic recording systems

Soft-output decoding of LDPC-MTR codes concatenation over two-track two-head E/sup 2/PR4 channel

Methods for the Soft-Decision Decoding of MTR Codes in Multiple-Head Magnetic Recording Systems

MTR decoding employing MAP algorithm in Boolean logic circuits

Soft-Output Decoding in Multiple-Head MTR Encoded Magnetic Recording Systems

The MAP Implementation in Logic Circuits for Soft-Decision Decoding of MTR Codes

The Min-Max in LC and Max-Log MAP in LC for MTR Decoding in Two-Track Magnetic Recording Systems