NDLI: Automatic Synthesis of Static Fault Trees from System Models

Content Provider	IEEE Xplore Digital Library
Author	Jianwen Xiang Yanoo, K. Maeno, Y. Tadano, K.
Copyright Year	2011
Abstract	Fault tree analysis (FTA) is a traditional reliability analysis technique. In practice, the manual development of fault trees could be costly and error-prone, especially in the case of fault tolerant systems due to the inherent complexities such as various dependencies and interactions among components. Some dynamic fault tree gates, such as Functional Dependency (FDEP) and Priority AND (PAND), are proposed to model the functional and sequential dependencies, respectively. Unfortunately, the potential semantic troubles and limitations of these gates have not been well studied before. In this paper, we describe a framework to automatically generate static fault trees from system models specified with SysML. A reliability configuration model (RCM) and a static fault tree model (SFTM) are proposed to embed system configuration information needed for reliability analysis and error mechanism for fault tree generation, respectively. In the SFTM, the static representations of functional and sequential dependencies with standard Boolean AND and OR gates are proposed, which can avoid the problems of the dynamic FDEP and PAND gates and can reduce the cost of analysis based on a combinatorial model. A fault-tolerant parallel processor (FTTP) example is used to demonstrate our approach.
Starting Page	127
Ending Page	136
File Size	599145
Page Count	10
File Format	PDF
ISBN	9781457707803
DOI	10.1109/SSIRI.2011.32
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-27
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analytical models reliability analysis Unified modeling language Logic gates Markov processes functional dependency Hardware system model Fault tree analysis Reliability Fault trees sequential dependency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic Static Fault Tree Analysis from System Models

Formal static fault tree analysis

Hardware-based Reliability Tree (HRT) for fault tree analysis

Automatic fault tree generation from SysML system models

Reliability Tests for Process Flow with Fault Tree Analysis

Reliability analysis of warm standby systems using sequential BDD

Analysis and forecast gyro accelerometer running accident based on DFTA

Scalable Analysis of Fault Trees with Dynamic Features

Automatic synthesis of dynamic fault trees from UML system models

Automatic Synthesis of Static Fault Trees from System Models

Similar Documents

Automatic Static Fault Tree Analysis from System Models

Formal static fault tree analysis

Hardware-based Reliability Tree (HRT) for fault tree analysis

Automatic fault tree generation from SysML system models

Reliability Tests for Process Flow with Fault Tree Analysis

Reliability analysis of warm standby systems using sequential BDD

Analysis and forecast gyro accelerometer running accident based on DFTA

Scalable Analysis of Fault Trees with Dynamic Features

Automatic synthesis of dynamic fault trees from UML system models

Automatic Synthesis of Static Fault Trees from System Models