NDLI: Beam Pattern Optimization Using MVDR and Simulated Annealing

Content Provider	IEEE Xplore Digital Library
Author	Yu Yanli Wang Yingmin
Copyright Year	2010
Abstract	A novel numerical algorithm about pattern synthesis for sensor array with arbitrary geometric configuration is presented. Unlike conventional approaches, the method proposed is based on minimum variance distortionless response (MVDR) and Simulated Annealing. The method is aimed to minimize the side lobe peak of the beam pattern and compress the beam width. The method designs initial beam pattern using MVDR, take the weighting vector obtained as the initial weighting vector and then optimize the pattern further using Simulated Annealing. The method is flexible for optimal array pattern synthesis, and globally optimal solution can be determined efficiently due to Simulated Annealing optimization formulations. Array calibration based on the measurement array manifold is used to overcome the array model error. Compared to the conventional approach for array pattern synthesis, beam pattern designed by proposed method has better performance. Example about 24-element cross array is presented to illustrate the method. Obtained experimental results confirm the effectiveness of the approach in comparison with other techniques in the related literature.
Starting Page	117
Ending Page	120
File Size	357347
Page Count	4
File Format	PDF
ISBN	9781424473274
e-ISBN	9781424473267
DOI	10.1109/SOSE.2010.23
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-04
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Manifolds MVDR Computational modeling Simulated Annealing Signal processing algorithms Simulated annealing Calibration Array Calibration Arrays Energy Function
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in