NDLI: Multiple-rate multiple-length QC-LDPC codes design with near shannon limit performance

Content Provider	IEEE Xplore Digital Library
Author	Liwen Fan Kewu Peng Changyong Pan Jian Song
Copyright Year	2013
Description	Author affiliation: Tsinghua Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China (Liwen Fan; Kewu Peng; Changyong Pan; Jian Song)
Abstract	Multiple-rate multiple-length LDPC codes with near Shannon limit performance at each rate are demanded in the next generation digital television terrestrial broadcasting (DTTB) systems. Row-Combining with Edge Variation (RCEV) codes, which generate higher rate codes by linearly combining the rows of parity-check matrix of a lower rate mother code, are rate-compatible with constant code length and simple hardware decoder architecture. This paper proposes an improved multi-rate scheme called Row-Combing-Splitting with Edge Variation (RCSEV) codes, where row splitting is introduced to improve the freedom of code construction at each rate. Multi-length code design can also be achieved by RCSEV codes with Quasi-Cycle (QC) structure. Finally, a set of multi-rate, multi-length candidate codes are proposed for the next generation DTTB systems. A comparison with DVB-S2 LDPC codes is performed and the better performance of our proposed code is validated via both extrinsic information transfer (EXIT) chart analysis and bit error rate (BER) simulations. Hardware implementation result demonstrates that the complexity of the multi-rate decoder is close to that of single rate counterpart.
Starting Page	1
Ending Page	6
File Size	341402
Page Count	6
File Format	PDF
ISBN	9781467360470
ISSN	21555044
DOI	10.1109/BMSB.2013.6621689
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-05
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	low-density parity-check (LDPC) codes multiple rate Bit error rate Parity check codes Hardware Decoding Multimedia communication Channel coding Digital video broadcasting quasi-cyclic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in