NDLI: An embedded system architecture for acoustic signal capturing and orientation

Please wait, while we are loading the content...

2009 International Conference on Embedded Software and Systems

2008 International Conference on Embedded Software and Systems

Second International Conference on Embedded Software and Systems (ICESS'05)

ICESS 2005. Second International Conference on Embedded Software and Systems

Second International Conference on Embedded Software and Systems - Copyright

Keynote speakers

Program/Technical Committee

Reducing conflicts in SMT VLIW processor for higher throughput

An embedded system architecture for acoustic signal capturing and orientation

Design of data-path for a VLIW media coprocessor

The design and analysis of a high performance embedded external memory interface

Hybrid RAID-tape-library storage system for backup

A unified architecture for crypto-processing in embedded systems

Supports for components loading and binding at boot-time for component-based embedded operating systems

A remote wire/wireless video monitor system using HW/SW co-scheduling RTOS

An embedded firewall based on network processor

Architecturally reconfigurable development of mobile games

Design and implementation of an agile kernel component runtime

Software architecture for a multi-protocol RFID reader on mobile devices

A new embedded car theft detection system

Efficiency metrics model for component-based embedded application software

A micro-component architecture approach for next generation embedded browsers

Design of wireless gateway communication protocol for distributed monitoring systems

A reconfigurable RTOS with HW/SW co-scheduling for SOPC

An embedded adaptive live video transmission system over GPRS/CDMA network

A Linux kernel with fixed interrupt latency for embedded real-time system

Lightweight real-time embedded systems for scalable ubiquitous networks

Analysis on energy cost for wireless sensor networks

Dynamic voltage scaling of flash memory storage systems for low-power real-time embedded systems

A task-specific approach to dynamic device power management for embedded system

An agent-based reconfigurable system-on-chip architecture for real-time systems

Extend Force-directed Scheduling for System-level Synthesis in Timeconstrained System-on-Chip Design

Estimating processor performance of library function

An ontology-based framework for dynamic resource management in ubiquitous computing environments

Implementation of a semi-formal verification for embedded systems

The definition of an interruptible Petri nets

An efficient structure for an object-oriented database

Test case generation based on time constraints

Investigation of transient effects on FPGA-based embedded systems

Model-based design and verification of automotive electronics compliant with OSEK/VDX

PRAM: a novel model for 2-dimensional reconfigurable arrays

Design tools for reconfigurable embedded systems

Design of an extremely high performance counter mode AES reconfigurable processor

Design space exploration for arbitrary FPGA architectures

Alphabet based selected character decoding for area efficient pattern matching architecture on FPGAs

Asynchronous reconfigurable computing array design

Autonomous timeliness and reliability oriented information services integration and allocation in multi-agent systems

Agent-based automated trust negotiation for pervasive computing

Facial animation system for embedded application

A hierarchical architecture for energy-efficient information dissemination in sensor networks

PG: a novel scheme to distinguish bursty packet loss from random loss in heterogeneous network

Energy-efficient data gathering in large wireless sensor networks

A new topology formation algorithm for Bluetooth scatternet

Customizable localized computation of connected dominating sets for self-organizing wireless networks

A Tibetan input method based on syllable word for mobile phone

Collaborative decision support in mobile environments: a requirement analysis

A modular architecture for hot swappable mobile ad hoc routing algorithms

A wireless payment system

Coupled simulation/emulation for cross-layer enabled mobile wireless computing

RTCR: a soft real-time context reasoner

Personalization framework in a personal coordination server: a system infrastructure for designing pleasurable experience

Anti-detection: how does a target traverse a sensing field

An effective vertical handoff scheme supporting multiple applications in ubiquitous computing environment

A virtual environment for collaborative assembly

Authenticated public-key encryption based on elliptic curve

Node-disjoint parallel multi-path routing in wireless sensor networks

An approach to reliable scripts dissemination in wireless sensor networks

A smart-card-based remote authentication scheme

Software-based EDF message scheduling on CAN networks

Framework for statistical filtering against DDoS attacks in MANETs

Improved dominating set indices for mobile peer-to-peer networks

Implementation considerations of QoS based extensions of AODV protocol for different p2p scenarios

GNet: a peer-to-peer protocol for Internet scale location-based applications

Mobile NodeID based P2P algorithm for the heterogeneous network

Grid classified optimization scheduling algorithm under the limitation of cost and time

Enhancing Internet robustness against malicious flows using active queue management

Dynamic task scheduling of the grid workflow

Feedback scheduling of real-time control tasks in power-aware embedded systems

Integrated access device (IAD) solution using Intel IXP2350 network processor

Building a robust packet control unit with network processors

The application of elliptic curves cryptography in embedded systems

The research and implementation of transplanting the Iptables/Netfilter to an IXP2400 based firewall system

A universal solution of an embedded multitasking GUI System

Promote access speed of DRAM memory in net processor (NP) filed

The implement of status-checking on the platform of IXP1200 [implement read as implementation]

An approach of AIS LAN based on Intel IXP2800

Access control technology research in embedded operating system

CSMD: a context-based scheme for multimedia delivery in ubiquitous computing environment

A block-level security based on hierarchical logical volume of fibre channel RAID

A proxy cache scheme of network storage

I/O profiling for distributed IP storage systems

VISA: a virtual interface storage architecture for improved network performance

The computation model of code error distortion based on the rate-distortion theory

Network storage system applied in the military field

An embedded system architecture for acoustic signal capturing and orientation

Content Provider	IEEE Xplore Digital Library
Author	Zhu Li Zhang Jingsen Zeng Ming
Copyright Year	2005
Description	Author affiliation: Software Eng. Sch., Xi'an Jiaotong Univ., China (Zhu Li; Zhang Jingsen; Zeng Ming)
Abstract	For the light weight acoustic reconnaissance applications, an embedded architecture design including hardware and software is proposed in this paper. The novel architecture model is based on dual-DSP in which master DSP cooperates with slave DSP to speed up the data processing while keeping low power consumption. This paper especially focuses on the hard and software implementations of this model. By using HPI and daisy chain techniques, communication and emulator interface is simplified in the hardware implementation. In the software implementation, interrupt techniques and embedded Linux kernel are adopted and plane 4-element cross array orientation algorithm is transplanted to our dual-DSP model. Experiment results indicate that this architecture design is successful and can be used actually for acoustic reconnaissance applications.
File Size	4371741
File Format	PDF
ISBN	0769525121
DOI	10.1109/ICESS.2005.28
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-16
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Acoustic applications Boot Loader Dual-DSP Master-slave Daisy Chain Application software Power system modeling Embedded software Embedded system Computer architecture Digital signal processing Reconnaissance Hardware Power Consumption Acoustic Reconnaissance
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in