NDLI: Investigation and simulation of a self-repairing digital computer

Content Provider	IEEE Xplore Digital Library
Author	Terris, I. Melkanoff, M. A.
Copyright Year	1965
Abstract	A system for incorporating self-repair capabilities into a digital computer is presented. This self-repairing system is based upon the replacement of failed circuitry via a switching mechanism activated as a result of a failure detection, classification, and diagnostic procedure. The self-repairing computer constructed of state-of-the-art circuitry has a variable organization as determined by the content of the state register which controls a switching mechanism. To permit repair of the multiplicity of failures which totally disable the computer, a master machine has been associated with the computer to aid in all phases of the self-repair process. This added unit or the computer itself may control the content of the state register. For a sample design, it was determined that the self-repair mechanism including the master machine increased the size of the central processing unit by only approximately 30 percent. The mean life between catastrophic failures of the sample self-repairing computer is found to be up to four times that of a standard design computer of equivalent capability. Since the self-repairing computer requires the simultaneous operation of a master machine and the computer itself, it was necessary to develop a simulation program for use in an iterative design of the self-repairing computer mechanism. This simulation tool demonstrated the self-repair features, permitted evaluation of the self-repair process, and yielded knowledge about the operational characteristics of self-repairing digital computers.
Starting Page	264
Ending Page	278
File Size	617970
Page Count	15
File Format	PDF
DOI	10.1109/FOCS.1965.13
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1965-10-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Computer simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in