NDLI: Simulation and realization of closed loop control system of SSSC based on RTDS

Content Provider	IEEE Xplore Digital Library
Author	Wei Xu Xiangning Xiao Jinmeng Chen
Copyright Year	2010
Description	Author affiliation: North China Electric Power University, Beijing 102206, China (Xiangning Xiao) \|\| HVDC Division, Beijing Sifang Automation Co., Ltd, 100085, China (Wei Xu) \|\| Dept. Manufacturing Supervision, State Grid International Development Ltd, Beijing 100120, China (Jinmeng Chen)
Abstract	Static Synchronous Series Compensator(SSSC)which is regarded as a newly developed FACTS equipment with extensive applying prospects has received more and more attentions recently. This paper has adopted three single phase of cascaded converter as the main circuit of SSSC and SVPWM based on KL coordinates as the modulation algorithm. Considering the characteristics of main circuit structure and SSSC function,a method was proposed to control cascaded converter by DSP+FPGA aiming at supplying enough PWM pulses because there are many switch components in multi-level converter. The present paper introduced the functional module configuration of the whole closed loop control system from two aspects of hardware platform design and software control algorithms realization. Finally in the present paper the SSSC controller were testified to be effective by simulation results in which the external electric power system and the main circuit of SSSC converter were simulated in RTDS while the controller adopted the hardware connection method of DSP+FPGA.
Starting Page	1
Ending Page	7
File Size	2135665
Page Count	7
File Format	PDF
ISBN	9781457700668
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-13
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Chinese Soc for Elec Eng
Subject Keyword	Space vector pulse width modulation DSP multi-level SVPWM Capacitors FPGA SSSC Digital signal processing Switches RTDS Converters H-bridge cascade Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of SVPWM algorithm without trigonometric functions

Notice of RetractionDesign and realization of three phase three-level inverter based on DSP&FPGA

Comparative realization of different SVPWM schemes in linear modulation using FPGA

An Efficient SVPWM Algorithm With Low Computational Overhead for Three-Phase Inverters

FPGA realization of three-phase Space-Vector PWM

Symmetrical SVPWM pattern generator using field programmable gate array implementation

Implementation of indirect SVPWM control for a three phase matrix converter using TMS320LF2407 A in combination with FPGA EPIC6Q240C8

The design and realization of spread signal tracking loop based on FPGA

Design and Implementation of Three-Level Space Vector PWM IP Core for FPGAs

Simulation and realization of closed loop control system of SSSC based on RTDS

Similar Documents

Implementation of SVPWM algorithm without trigonometric functions

Notice of RetractionDesign and realization of three phase three-level inverter based on DSP&FPGA

Comparative realization of different SVPWM schemes in linear modulation using FPGA

An Efficient SVPWM Algorithm With Low Computational Overhead for Three-Phase Inverters

FPGA realization of three-phase Space-Vector PWM

Symmetrical SVPWM pattern generator using field programmable gate array implementation

Implementation of indirect SVPWM control for a three phase matrix converter using TMS320LF2407 A in combination with FPGA EPIC6Q240C8

The design and realization of spread signal tracking loop based on FPGA

Design and Implementation of Three-Level Space Vector PWM IP Core for FPGAs

Simulation and realization of closed loop control system of SSSC based on RTDS