NDLI: Performance Comparision of Autocorrelation and CPRDIC Algorithm Implemented on FPGA for OFDM Based WLAN

Content Provider	IEEE Xplore Digital Library
Author	Reddy, P.S. Reddy, G.R.
Copyright Year	2009
Abstract	This paper deals with design and implementation of Autocorrelator and CORDIC algorithm for OFDM based WLAN on FPGA. The autocorrelator is used for frame detection and carrier frequency offset estimation. The CORDIC is used to estimate the frequency offset and to calculate the division in the channel estimation algorithm. A fast pipelined CORDIC architecture and autocorrelator is designed and implemented on FPGA. HDL and test bench is developed to simulate and verify the functionality of both the modules. The design is implemented on Spartan-2 100K, Spartan-3 100K and Virtex-2 2 Million gate capacity devices to check the performances of hardware implementation. It is found that as the technology changes from 130nm FPGA to 90nm FPGA the design speed increases from 100 MHz to 229 MHz for autocorrelator and 24 MHz to 55 MHz, at the same time the design consumes more power this is due to the fact that Virtex devices have more gate capacity and hence more power consumption. The sequential logic also reduces drastically. The design consumes almost equal number of macros on the entire implementation platform. The design is optimized for area and power requirements.
Starting Page	575
Ending Page	579
File Size	914148
Page Count	5
File Format	PDF
ISBN	9780769535227
DOI	10.1109/ICCSN.2009.172
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-27
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Wireless LAN OFDM Keywords:Autocorrelation FPGA Frequency conversion Frequency estimation WLAN CORDIC Channel estimation Autocorrelation Hardware design languages Field programmable gate arrays Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in