NDLI: Large in-memory cyber-physical security-related analytics via scalable coherent shared memory architectures

Content Provider	IEEE Xplore Digital Library
Author	Williams, J.R. Herrero, S. Leonardi, C. Chan, S. Sanchez, A. Aung, Z.
Copyright Year	2011
Description	Author affiliation: Engineering Systems Division, Massachusetts Institute of Technology, Cambridge USA (Williams, J.R.; Herrero, S.; Leonardi, C.; Chan, S.; Sanchez, A.; Aung, Z.)
Abstract	Cyber-physical security-related queries and analytics run on traditional relational databases can take many hours to return. Furthermore, programming analytics on distributed databases requires great skill, and there is a shortage of such talent worldwide. In this talk on computational intelligence within cyber security, we will review developments of processing large datasets in-memory using a coherent shared memory approach. The coherent shared memory approach allows programmers to view a cluster of servers as a system with a single large RAM. By hiding the actual system architecture under a software layer, we proffer a more intuitive programming model. Furthermore, the design of applications is “timeless” since hardware upgrades require no changes to the software. The advantages of shared memory are countered by some disadvantages in that race conditions can occur; however, in many of these cases, we can provide models that protect us against such problems. Exemplars include sensemaking of Twitter feeds, the processing of Smart Meter datasets, and the large scale simulation of the caching of files at disparate points around the globe.
Starting Page	1
Ending Page	9
File Size	938712
Page Count	9
File Format	PDF
ISBN	9781424499052
e-ISBN	9781424499069
DOI	10.1109/CICYBS.2011.5949414
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-11
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Electricity Support vector machine classification Random access memory Twitter sensemaking Meter reading Computer security multicore coherent shared memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Large In-Memory Cyber-Physical Security-Related Analytics via Scalable Coherent Shared Memory Architectures

Palette: enabling scalable analytics for big-memory, multicore machines.

Extending the scalable coherent interface for large-scale shared-memory multiprocessors (1993).

Rhymes: A shared virtual memory system for non-coherent tiled many-core architectures

In-memory computing for scalable data analytics

Evaluating cache coherent shared virtual memory for heterogeneous multicore chips

Data Forwarding in Scalable Shared-Memory Multiprocessors (1995)

Data Forwarding in Scalable Shared-Memory Multiprocessors (1995)

Em²: a scalable shared-memory multicore architecture (2010).

Large in-memory cyber-physical security-related analytics via scalable coherent shared memory architectures

Similar Documents

Large In-Memory Cyber-Physical Security-Related Analytics via Scalable Coherent Shared Memory Architectures

Palette: enabling scalable analytics for big-memory, multicore machines.

Extending the scalable coherent interface for large-scale shared-memory multiprocessors (1993).

Rhymes: A shared virtual memory system for non-coherent tiled many-core architectures

In-memory computing for scalable data analytics

Evaluating cache coherent shared virtual memory for heterogeneous multicore chips

Data Forwarding in Scalable Shared-Memory Multiprocessors (1995)

Data Forwarding in Scalable Shared-Memory Multiprocessors (1995)

Em²: a scalable shared-memory multicore architecture (2010).

Large in-memory cyber-physical security-related analytics via scalable coherent shared memory architectures