NDLI: Finite alphabet iterative decoders approaching maximum likelihood performance on the Binary Symmetric Channel

Content Provider	IEEE Xplore Digital Library
Author	Declercq, D. Vasic, B. Planjery, S.K. Erbao Li
Copyright Year	2012
Description	Author affiliation: Department of ECE, University of Arizona, Tucson, 85721, USA (Vasic, B.; Planjery, S.K.) \|\| ETIS, ENSEA/UCP/CNRS UMR 8051, 95014 Cergy-Pontoise, France (Declercq, D.; Erbao Li)
Abstract	We introduce a generic approach for improving the guaranteed error correction capability of regular low-density parity check codes. The method relies on operating (in serial or in parallel) a set of finite alphabet iterative decoders. The message passing update rules are judiciously chosen to ensure that decoders have different dynamics on a specific finite-length code. The idea is that for the Binary Symmetric Channel, if some error pattern cannot be corrected by one particular decoder, there exists in the set of decoders, another decoder which can correct this pattern. We show how to select a plurality of message update rules so that the set of decoders can collectively correct error patterns on the dominant trapping sets. We also show that a set of decoders with dynamic re-initializations can approach the performance of maximum likelihood decoding for finite-length regular column-weight three codes.
Starting Page	23
Ending Page	32
File Size	475501
Page Count	10
File Format	PDF
ISBN	9781467314732
e-ISBN	9781467314725
DOI	10.1109/ITA.2012.6181824
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-02-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Charge carrier processes Decoding Error correction codes Error correction Noise measurement Iterative decoding
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Enhancing the error correction of finite alphabet iterative decoders via adaptive decimation

Decoder diversity architectures for finite alphabet iterative decoders

Finite alphabet iterative decoders approaching maximum likelihood performance on the binary symmetric channel (2012)

On the selection of finite alphabet iterative decoders for LDPC codes on the BSC

Finite Alphabet Iterative Decoders—Part I: Decoding Beyond Belief Propagation on the Binary Symmetric Channel

Approaching the ML performance with iterative decoding

Faulty stochastic LDPC decoders over the binary symmetric channel

Finite Alphabet Iterative Decoders—Part II: Towards Guaranteed Error Correction of LDPC Codes via Iterative Decoder Diversity

Decimation-enhanced finite alphabet iterative decoders for LDPC codes on the BSC

Finite alphabet iterative decoders approaching maximum likelihood performance on the Binary Symmetric Channel

Similar Documents

Enhancing the error correction of finite alphabet iterative decoders via adaptive decimation

Decoder diversity architectures for finite alphabet iterative decoders

Finite alphabet iterative decoders approaching maximum likelihood performance on the binary symmetric channel (2012)

On the selection of finite alphabet iterative decoders for LDPC codes on the BSC

Finite Alphabet Iterative Decoders—Part I: Decoding Beyond Belief Propagation on the Binary Symmetric Channel

Approaching the ML performance with iterative decoding

Faulty stochastic LDPC decoders over the binary symmetric channel

Finite Alphabet Iterative Decoders—Part II: Towards Guaranteed Error Correction of LDPC Codes via Iterative Decoder Diversity

Decimation-enhanced finite alphabet iterative decoders for LDPC codes on the BSC

Finite alphabet iterative decoders approaching maximum likelihood performance on the Binary Symmetric Channel