NDLI: Implementation and evaluation of a parallel PMS simulator

Content Provider	IEEE Xplore Digital Library
Author	Rao, M. Segall, Z.
Copyright Year	1990
Description	Author affiliation: Carnegie Mellon Univ., Pittsburgh, PA, USA (Rao, M.; Segall, Z.)
Abstract	The sources of parallelism in an event-driven simulator have been investigated. First, a simple and straightforward parallelization strategy was implemented. It was observed that this strategy did not provide sufficient parallelism. Then the advance scheduling strategy was developed, which has yielded a significantly higher degree of parallelism. The main contribution of this research has been the development of this advance scheduling strategy. This strategy trades a small amount of inaccuracy in the simulation results for a large gain in the amount of parallelism extracted from the simulator. This strategy can be effectively applied for statistical simulators, because the statistical methods of simulation themselves introduce variations in the results. It was observed that, with a proper choice for the overlap distance, the error in the final results is comparable to the variation in the results introduced by the statistical simulation methods employed. A modified implementation of the event queue (Runqueue), which exploits the disorder in event scheduling created by the advance scheduling strategy, is presented. This implementation should significantly reduce contention for the Runqueue. A simulation model was implemented to simulate a distributed memory architecture proposed by D. Black, Z. Segall, and L. Rudolph. With the help of this simulation model, extensive experiments can be conducted to determine the strengths and weaknesses of the proposed architecture.<>
Starting Page	408
Ending Page	416
File Size	632890
Page Count	9
File Format	PDF
ISBN	0818620358
DOI	10.1109/PARBSE.1990.77166
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-03-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer science Analytical models Costs Computational modeling Microprocessors High performance computing Computer architecture Parallel processing Computer performance Multiprocessing systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in