NDLI: Exploiting Parallelism of MPEG-4 Decoder with Dataflow Programming on Multicore Processor

Content Provider	IEEE Xplore Digital Library
Author	Zhong-Ho Chen Ta-Chun Chen Jung-Yin Chien Su, A. Ce-Kuen Shieh
Copyright Year	2010
Abstract	Multicore processor provides large computation capability but also involves the complicate parallel programming. One of major considerations in parallel programming is the performance. Traditional design methodologies which usually start a design on a selected platform spend a lot of effort and time on tuning performance and debugging. When platform is changed even with different number of cores, considerable redesign effort is required. Hence a flexible design methodology is necessary. In this paper, a design methodology is presented for video codec, by using MPEG-4 SP decoder as an example, on multi coreprocessor. The parallelisms of MPEG-4 decoder are discussed and exposed with the dataflow model. The dataflow model provides a high-level abstraction of underlying hardware. Computation and communication of MPEG-4 decoder are separated and represented as modules and channels, respectively. It is possible to synthesize the model targeting to either dedicate hardware or software on multiprocessor. To map the high level dataflow model to Cell processor, the mapping flow, including offline profiling, task allocation and runtime libraries, are developed. According to the profiling results, the allocation algorithm could allocate tasks on multiprocessors as balanced as possible. An efficient synchronization mechanism on Cell processor is also proposed. We also discuss the impact of the model and the mapping flow corresponding to decoding speed. The results show that the proposed methodology gets considerable performance boost when the number of cores is increased.
Starting Page	367
Ending Page	373
File Size	378420
Page Count	7
File Format	PDF
ISBN	9781424480951
DOI	10.1109/ISPA.2010.9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-06
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	component Multicore processing Transform coding Parallel processing Programming Parallel Processing Decoding Resource management Modeling Pipeline Processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scheduling of dynamic dataflow programs with model checking

Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder

Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms

Scheduling of dynamic dataflow programs based on state space analysis

A practical approach to exploiting coarse-grained pipeline parallelism in C programs (2007)

Exploring MPEG HEVC decoder parallelism for the efficient porting onto many-core platforms

Dataflow program analysis and refactoring techniques for design space exploration: MPEG-4 AVC/H.264 decoder implementation case study

JPEG decoding algorithm optimization based on multi-core processor

A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs

Exploiting Parallelism of MPEG-4 Decoder with Dataflow Programming on Multicore Processor

Similar Documents

Scheduling of dynamic dataflow programs with model checking

Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder

Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms

Scheduling of dynamic dataflow programs based on state space analysis

A practical approach to exploiting coarse-grained pipeline parallelism in C programs (2007)

Exploring MPEG HEVC decoder parallelism for the efficient porting onto many-core platforms

Dataflow program analysis and refactoring techniques for design space exploration: MPEG-4 AVC/H.264 decoder implementation case study

JPEG decoding algorithm optimization based on multi-core processor

A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs

Exploiting Parallelism of MPEG-4 Decoder with Dataflow Programming on Multicore Processor