NDLI: A Low Power Dynamic Reconfigurable Processor using Logarithmic Number System for Software Radio Equalizers

Content Provider	IEEE Xplore Digital Library
Author	Shahraki, A.S. Nabavi, A. Habibi, M. Bornoosh, B.
Copyright Year	2007
Description	Author affiliation: Tarbiat Modares Univ., Tehran, Iran (Shahraki, A.S.; Nabavi, A.; Habibi, M.; Bornoosh, B.)
Abstract	This paper presents the design of a dynamic reconfigurable processor using an array of two dimensional logarithmic numbering system (LNS) processing elements and registers. By programming the processor, the array configures dynamically during operation and executes the required task with different structures in each phase. The proposed coarse grain array architecture is suitable for implementation of software radio baseband equalizers. Since redundant elements found in fine grained structures are reduced, the design consumes less chip area and power. Several different equalizer algorithms including the CMA for QPSK and BPSK signals, the finite interval CMA and the sliding window CMA equalizers are implemented and programmed on the proposed processor array and successive operation is shown. The architecture is designed in a 0.13 ¿m CMOS technology and simulated for extraction of chip specifications. Power consumption, operation speed, gate count and chip area of the design are reported.
Starting Page	955
Ending Page	958
File Size	1469481
Page Count	4
File Format	PDF
ISBN	9781424412358
DOI	10.1109/ICSPC.2007.4728479
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-24
Publisher Place	United Arab Emirates
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Baseband VLSI LNS processing element Registers Binary phase shift keying reconfigurable processor Quadrature phase shift keying Phased arrays Equalizers equalizer Computer architecture CMOS technology Dynamic programming Software radio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Software-defined radio for OFDM transceivers

A novel flexible baseband processor architecture framework

Reconfigurable baseband modulator for software defined radio

VLSI design and implementation of reconfigurable OFDM transceivers for software defined radio

Protection of PSK Communication Systems with Adaptive Arrays

Digital adaptive transversal equalizer for multipath compensation in line-of-sight digital radio systems

An adaptive equalizer for frequency-selective mobile radio channels with noncoherent demodulation

Design and implementations of a software defined radio scheme based modem for high-speed multimedia data service

A Reduced Complexity Equalizer for OQPSK

A Low Power Dynamic Reconfigurable Processor using Logarithmic Number System for Software Radio Equalizers

Similar Documents

Software-defined radio for OFDM transceivers

A novel flexible baseband processor architecture framework

Reconfigurable baseband modulator for software defined radio

VLSI design and implementation of reconfigurable OFDM transceivers for software defined radio

Protection of PSK Communication Systems with Adaptive Arrays

Digital adaptive transversal equalizer for multipath compensation in line-of-sight digital radio systems

An adaptive equalizer for frequency-selective mobile radio channels with noncoherent demodulation

Design and implementations of a software defined radio scheme based modem for high-speed multimedia data service

A Reduced Complexity Equalizer for OQPSK

A Low Power Dynamic Reconfigurable Processor using Logarithmic Number System for Software Radio Equalizers