NDLI: Review of electronic design automation tools for high-level synthesis

Content Provider	IEEE Xplore Digital Library
Author	Madariaga, A. Jiménez, J. Martín, J.L. Bidarte, U. Zuloaga, A.
Copyright Year	2010
Description	Author affiliation: Applied Electronics Research Team (APERT) - University of the Basque Country Faculty of Engineering / Bilbao (Spain) (Madariaga, A.; Jiménez, J.; Martín, J.L.; Bidarte, U.; Zuloaga, A.)
Abstract	Increasing the level of abstraction while designing electronic complex systems is one of the main challenges that electronic design teams are facing nowadays. This challenge is closely related to the development of virtual models of components and devices with four main objectives: 1) early software development; 2) architectural exploration; 3) High-Level Synthesis (HLS); 4) Verification through different abstraction levels. Therefore, adopting new methodologies and Electronic Design Automation (EDA) tools in the design flow is becoming mainstream. On the one hand, this paper analyzes the role that the SystemC™ and the Transaction Level Modelling (TLM) standards are playing in this change in methodology. An up-to-date list of the EDA tools for HLS is also presented. Some of the listed HLS tools are analyzed searching for the innovations present in the latest versions. Finally, conclusions are presented as a summary and future work is commented on.
Starting Page	1
Ending Page	6
File Size	392864
Page Count	6
File Format	PDF
ISBN	9788070438657
ISSN	18037232
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-08
Publisher Place	Czech Republic
Access Restriction	Subscribed
Rights Holder	Univer of Western Bohemia
Subject Keyword	Application specific integrated circuits Accuracy Software Hardware Hardware design languages Field programmable gate arrays Consumer electronics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Panel: Design Automation Tools for FPGA Design

High-level synthesis with reconfigurable datapath components

Obsolete integrated circuit replacement methodology using advanced electronic design automation technology

A loosely coupled C/Verilog environment for system level verification

Evaluating VHDL-based ASIC synthesis tools

Synthesis method for field programmable gate arrays

Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research

Using general-purpose programming languages for FPGA design

Configurable Transactional Memory

Review of electronic design automation tools for high-level synthesis

Similar Documents

Panel: Design Automation Tools for FPGA Design

High-level synthesis with reconfigurable datapath components

Obsolete integrated circuit replacement methodology using advanced electronic design automation technology

A loosely coupled C/Verilog environment for system level verification

Evaluating VHDL-based ASIC synthesis tools

Synthesis method for field programmable gate arrays

Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research

Using general-purpose programming languages for FPGA design

Configurable Transactional Memory

Review of electronic design automation tools for high-level synthesis