NDLI: An FPGA- based multiple-output PWM pulse generator for ultrasonic cleaning machines

Content Provider	IEEE Xplore Digital Library
Author	Tangel, A. Yakut, M. Afacan, E. Guvenc, U. Sengul, H.
Copyright Year	2010
Description	Author affiliation: Kocaeli University Dept. of Electronics and Communication Eng. Umuttepe Kampusu Izmit Kocaeli/Turkey (Tangel, A.; Yakut, M.; Guvenc, U.; Sengul, H.) \|\| Bogazici University Dept. of EE. Beta Laboratory, Istanbul, Turkey (Afacan, E.)
Abstract	This paper presents design and implementation of a multiple-output 48 kHz PWM-controlled pulse generator for ultrasonic cleaning machines. The complete digital part including frequency and PWM-controlled pulse generator and display driver unit to drive four independent ultrasonic power units has been implemented on a single FPGA core. As a result, more precise (5Hz step) frequency adjustment and four independent but fully-parallel cleaning process control have been achieved. These are the advantages of the FPGA based solution when compared to the traditional microcontroller-based counterparts. The proposed generator has also been equipped with a feedback circuitry to recover the resonance frequency deviated by unstable cleaning tank loadings. A unique mathematical algorithm has been developed for this purpose. Although there are a few PWM generator designs based on FPGA technology, this work is believed to be the first attempt to employ the well-known concurrent hardware design advantages of FPGA technology especially in designing ultrasonic cleaning systems.
Starting Page	1
Ending Page	4
File Size	306866
Page Count	4
File Format	PDF
ISBN	9788070438657
ISSN	18037232
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-08
Publisher Place	Czech Republic
Access Restriction	Subscribed
Rights Holder	Univer of Western Bohemia
Subject Keyword	Ultrasonic transducers Resonant frequency Pulse width modulation Cleaning Acoustics Generators Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA based three phase sinusoidal PWM VVVF controller

FPGA based five-phase sinusoidal PWM generator

FPGA based gate signal generator for three-level neutral point clamped inverters

Asymmetric Regular Sampling PWM Pulse Generator Based FPGA

Digital PWM of cascaded multilevel voltage source inverter using FPGA

All digital FPGA based PWM modulator for radio frequency transmitters

An approach: FPGA based dynamically reconfigurable architecture to enable several scheme controls for power converters

Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters

FPGA realization of three-phase Space-Vector PWM

An FPGA- based multiple-output PWM pulse generator for ultrasonic cleaning machines

Similar Documents

FPGA based three phase sinusoidal PWM VVVF controller

FPGA based five-phase sinusoidal PWM generator

FPGA based gate signal generator for three-level neutral point clamped inverters

Asymmetric Regular Sampling PWM Pulse Generator Based FPGA

Digital PWM of cascaded multilevel voltage source inverter using FPGA

All digital FPGA based PWM modulator for radio frequency transmitters

An approach: FPGA based dynamically reconfigurable architecture to enable several scheme controls for power converters

Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters

FPGA realization of three-phase Space-Vector PWM

An FPGA- based multiple-output PWM pulse generator for ultrasonic cleaning machines