NDLI: On the performance of SC-MMSE-FD equalization for fixed-point implementations

Content Provider	IEEE Xplore Digital Library
Author	Schwall, M. Bose, T. Jondral, F.K.
Copyright Year	2014
Description	Author affiliation: Karlsruhe Inst. of Technol. Karlsruhe, Karlsruhe, Germany (Schwall, M.; Jondral, F.K.) \|\| Univ. of Arizona Tucson, Tucson, AZ, USA (Bose, T.)
Abstract	A fixed-point implementation of a minimum mean square error (MMSE) based frequency domain (FD) equalizer with soft interference cancellation (SC) is studied. The equalizer additionally processes a priori information about the transmitted symbols and is used for turbo equalization. In this paper, we analyze the quantization and the clipping for different fixed-point representations and modulation schemes. The analysis allows to derive efficient representations for all symbols within the equalizer. This procedure is demonstrated for a generic system configuration featuring a 16-QAM. Finally, a fixed-point implementation in an integrated design environment for FPGAs verifies the theoretical studies and shows the device utilizations for different FPGAs that are embedded in current software defined radios. The results show, that on average 10 bits per symbol are required for a near-optimum equalization performance utilizing less than 8% area of state of the art FPGAs.
Starting Page	97
Ending Page	101
File Size	317519
Page Count	5
File Format	PDF
ISBN	9781479959853
ISSN	21654719
DOI	10.1109/ISTC.2014.6955093
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-18
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	AWGN channels Quantization (signal) Equalizers Modulation Digital signal processing Field programmable gate arrays Signal to noise ratio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the Performance of SC-MMSE-FD Equalization for Fixed-Point Implementations

Controller fixed-point optimization with genetic algorithms

Fixed-point bit-serial implementations of LDI Jaumann digital filters

Optimal quantization employing programmable flash analog to digital converters

Audio application implementations on a block-floating-point DSP

Reduced complexity LC-LMS joint MMSE equalization and square root raised-cosine matched filter processing via constraint windowing

Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems

FPGA implementation of MMSE metric based efficient near-ML detection

Introduction to fixed-point multiplication and signal processing application

On the performance of SC-MMSE-FD equalization for fixed-point implementations

Similar Documents

On the Performance of SC-MMSE-FD Equalization for Fixed-Point Implementations

Controller fixed-point optimization with genetic algorithms

Fixed-point bit-serial implementations of LDI Jaumann digital filters

Optimal quantization employing programmable flash analog to digital converters

Audio application implementations on a block-floating-point DSP

Reduced complexity LC-LMS joint MMSE equalization and square root raised-cosine matched filter processing via constraint windowing

Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems

FPGA implementation of MMSE metric based efficient near-ML detection

Introduction to fixed-point multiplication and signal processing application

On the performance of SC-MMSE-FD equalization for fixed-point implementations