NDLI: An efficient implementation of self timed audio Sigma-Delta Modulator

Content Provider	IEEE Xplore Digital Library
Author	Deshmukh, A.A. Deshmukh, R.B. Patrikar, R.M.
Copyright Year	2013
Description	Author affiliation: VNIT, Nagpur, India (Deshmukh, A.A.; Deshmukh, R.B.; Patrikar, R.M.)
Abstract	This paper presents Self Timed First Order Sigma-Delta Modulator for audio applications. Implementation completely avoids sampling clock and thus no clock related issues like quantization noise, jitter etc. Analog circuit complexity reduces due to self timed, input activity dependent sampling. So leads to minimum power consumption. Overall it provides asynchronous sampling. Compared to synchronous counterpart the quantizer provides variable resolution and less power consumption. The proposed design shows Asynchronous Sigma-Delta Modulator (ASDM) with tuning of hysteresis level externally. Probably this is the first ASDM scheme which uses Schmitt Trigger with tunable hysteresis. Depending on input signal speed we can externally set the resolution, without corrupting inband spectrum. Performance is improved by implementation with effective switching rate. It enables the control on dynamic power consumption. Design implemented in UMC CMOS technology for ±1.2V using Cadence Design System for 5KHz-20KHz signal frequency range. Extensive simulations show that with Over Cycling Ratio (OCR) 100, modulator achieves maximum SNDR 110dB, SFDR 76dB with power dissipation 153μW.
Starting Page	27
Ending Page	31
File Size	1906177
Page Count	5
File Format	PDF
ISBN	9789871907441
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-08-15
Publisher Place	Argentina
Access Restriction	Subscribed
Rights Holder	Editorial de la Universidad Nacional del Sur
Subject Keyword	Sigma-delta modulation Noise Modulation Educational institutions Schmitt Trigger(ST) Optical character recognition software Voltage control Asynchronous Sigma-Delta Modulator (ASDM) Hysteresis level Hysteresis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Method for the Schmitt-Trigger Propagation-Delay Compensation in Asynchronous Sigma–Delta Modulator

Low Power Asynchronous Sigma-Delta Modulator Using Hysteresis Level Control

Multi-level asynchronous delta-sigma modulation based ADC

Limit cycle frequency jittering of an asynchronous sigma-delta modulator

A new decoding solution for the asynchronous sigma delta modulator

Stability in a general Sigma Delta modulator

Design of a low-voltage op-amp-less ASDM to linearise VCO-ADC

Noise Study of an Asynchronous Delta Sigma Modulator

Fully digital feedforward delta-sigma modulator

An efficient implementation of self timed audio Sigma-Delta Modulator

Similar Documents

A Method for the Schmitt-Trigger Propagation-Delay Compensation in Asynchronous Sigma–Delta Modulator

Low Power Asynchronous Sigma-Delta Modulator Using Hysteresis Level Control

Multi-level asynchronous delta-sigma modulation based ADC

Limit cycle frequency jittering of an asynchronous sigma-delta modulator

A new decoding solution for the asynchronous sigma delta modulator

Stability in a general Sigma Delta modulator

Design of a low-voltage op-amp-less ASDM to linearise VCO-ADC

Noise Study of an Asynchronous Delta Sigma Modulator

Fully digital feedforward delta-sigma modulator

An efficient implementation of self timed audio Sigma-Delta Modulator