NDLI: Adding an Expressway to Accelerate the Neighborhood Communication

Content Provider	IEEE Xplore Digital Library
Author	Kai Wang Fei Chen Zheng Cao Xuejun An Ninghui Sun
Copyright Year	2010
Abstract	The blade system is very popular in high performance computing. In a blade system, the blade is a fundamental element in which are symmetric multi-processors (SMP). About ten blades constitute a blade box, several blade boxes constitute a cabinet and some cabinets constitute a blade system at last. The blades in a blade box are neighbors because they have relatively short distance. Programmers always try to place the tightly related processes into the same blade box. However, there’s seldom any optimization made by hardware to accelerate the communication in a blade box. Thus, a single chip design called hyper-node controller is presented to provide ultra low latency and high bandwidth which resembles an expressway between neighbors. All the nodes in a blade box can act as a single hyper node by using the hyper-node controller. It is apparent that the additional controller is a useful supplement to efficiently enhance the communication in a blade box and finally enhance the entire blade system. A FPGA prototype of the hyper-node controller has been implemented and it can connect five blades simultaneously. In the preliminary performance evaluation, the latency for an 8-byte payload between two blades is less than 1us, 1.33GB/s which is nearly 94% of the peak effective bandwidth can be obtained by transferring messages with a payload of only 256 bytes.
Starting Page	43
Ending Page	48
File Size	537261
Page Count	6
File Format	PDF
ISBN	9781424483358
DOI	10.1109/HPCC.2010.16
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-01
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	acceleration Program processors controller remote load store Blades Bandwidth Switches Network interfaces Engines hyper-node direct memory access Payloads
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

cHPP controller: A High Performance Hyper-node Hardware Accelerator

FRAMP: a fast remote direct memory access and message passing network

A shared virtual memory network with fast remote direct memory access and message passing

HPP Controller: A System Controller Dedicated for Message Passing

Design of HPC Node with Heterogeneous Processors

Using Direct Cache Access Combined with Integrated NIC Architecture to Accelerate Network Processing

Network Main Memory Architecture for NoC-Based Chips

DiffServ over network processors: implementation and evaluation

Memory copies in multi-level memory systems

Adding an Expressway to Accelerate the Neighborhood Communication

Similar Documents

cHPP controller: A High Performance Hyper-node Hardware Accelerator

FRAMP: a fast remote direct memory access and message passing network

A shared virtual memory network with fast remote direct memory access and message passing

HPP Controller: A System Controller Dedicated for Message Passing

Design of HPC Node with Heterogeneous Processors

Using Direct Cache Access Combined with Integrated NIC Architecture to Accelerate Network Processing

Network Main Memory Architecture for NoC-Based Chips

DiffServ over network processors: implementation and evaluation

Memory copies in multi-level memory systems

Adding an Expressway to Accelerate the Neighborhood Communication