NDLI: Irregular M-SC-MPC codes for wireless applications

Content Provider	IEEE Xplore Digital Library
Author	Baldi, M. Cancellieri, G. Chiaraluce, F. De Amicis, A.
Copyright Year	2010
Description	Author affiliation: Università Politecnica delle Marche, Ancona, Italy (Baldi, M.; Cancellieri, G.; Chiaraluce, F.; De Amicis, A.)
Abstract	In this paper, we elaborate on our previous proposal of Multiple Serially-Concatenated Multiple-Parity-Check (M-SC-MPC) codes, that are a class of structured LDPC codes obtained as the serial concatenation of M very simple codes. They have been shown able to achieve good error correction performance while allowing the usage of a very simple encoder architecture, and to compare favorably with the previously proposed M-SC-SPC codes, based on Single Parity-Check components. However, we have observed that, in order to avoid error floors in the original M-SC-MPC codes, rather high values of M are needed, that may produce non-optimal performance in the waterfall region. So, we propose a solution to improve the error rate of M-SC-MPC codes without renouncing their structural simplicity. The proposed technique, based on the cancellation of some parity checks within the MPC component codes, permits us to design irregular codes and, in several cases, to reduce the number of nodes having short local cycles in their Tanner graph. We design codes compliant with the IEEE 802.16e specification, and compare them with the codes included in the standard.
Starting Page	369
Ending Page	376
File Size	397158
Page Count	8
File Format	PDF
ISBN	9781424459995
e-ISBN	9781424460014
DOI	10.1109/EW.2010.5483448
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-12
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Forward error correction Parity check codes Iterative algorithms Hardware Encoding Performance loss Decoding Error correction codes Code standards Quantum cascade lasers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of Multiple Serially Concatenated Multiple Parity-Check codes for wireless applications

Arbitrary Bit Generation and Correction Technique for Encoding QC-LDPC Codes with Dual-Diagonal Parity Structure

Pipelined Block-Serial Decoder Architecture for Structured Ldpc Codes

An algebraic method for constructing efficiently encodable irregular LDPC codes

Constructions for irregular repeat-accumulate codes

Constructing Quasi-Cyclic LDPC Codes For Efficient Encoding Based on Fast Gauss Elimination

Construction of Irregular LDPC Convolutional Codes with Fast Encoding

Construction of the cyclic block-type LDPC codes for low complexity hardware implementation

A new Quasi-Cyclic low density parity check codes

Irregular M-SC-MPC codes for wireless applications

Similar Documents

Design of Multiple Serially Concatenated Multiple Parity-Check codes for wireless applications

Arbitrary Bit Generation and Correction Technique for Encoding QC-LDPC Codes with Dual-Diagonal Parity Structure

Pipelined Block-Serial Decoder Architecture for Structured Ldpc Codes

An algebraic method for constructing efficiently encodable irregular LDPC codes

Constructions for irregular repeat-accumulate codes

Constructing Quasi-Cyclic LDPC Codes For Efficient Encoding Based on Fast Gauss Elimination

Construction of Irregular LDPC Convolutional Codes with Fast Encoding

Construction of the cyclic block-type LDPC codes for low complexity hardware implementation

A new Quasi-Cyclic low density parity check codes

Irregular M-SC-MPC codes for wireless applications