NDLI: Real time FPGA implementation of induction machine model

Content Provider	IEEE Xplore Digital Library
Author	Duman, E. Can, H. Akin, E.
Copyright Year	2007
Description	Author affiliation: Dept. of Comput. Eng., Firat Univ., Elazig (Duman, E.; Can, H.; Akin, E.)
Abstract	This paper presents the real-time hardware implementation of three-phase induction motor modelling, using a Field Programmable Gate Array (FPGA) device, in order to use in real-time simulations. The proposed model runs directly in hardware by using FPGA technology and it allows a remarkable speed up in comparison with conventional models which based only software. Such a model was developed with the aim of meeting the real-time simulations needs while solving the limitations of traditional solutions, in particular for hardware-in-the-loop simulation of electrical machines and systems. In the previous studies, this technology had been only used to implement I/O processes of simulations due to insufficient devices having the constraints about the size and the number of the general purposed ports. However in more recent times, higher densities, higher speed and cost advantages have enabled the use of such devices in a wider variety of applications. In this paper, we defined the three- phase induction motor by state-space representation which models a system as a set of differential equations using matrix form. Therefore our system was transformed into an application of real-time matrix multiplication in FPGA using floating point number system. We utilized Quartus-II environment to develop FPGA designs and then download these design files into our development kit.
Starting Page	603
Ending Page	606
File Size	5711395
Page Count	4
File Format	PDF
ISBN	9781424408900
DOI	10.1109/ACEMP.2007.4510576
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-10
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Design engineering Induction motors Computational modeling Digital signal processing Differential equations Hardware Induction machines Mathematical model Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in