NDLI: Fuzzy logic based reconfigurable optimal switching controller for BLDC motor for reduced harmonics

Content Provider	IEEE Xplore Digital Library
Author	Rajan, A.A. Vasantharathna, S.
Copyright Year	2010
Description	Author affiliation: Department of Electronics and Communication Engineering, Karunya University, Coimbatore, India (Rajan, A.A.) \|\| Department of Electrical and Electronics Engineering, Coimbatore Institute of Technology, India (Vasantharathna, S.)
Abstract	Brushless DC (BLDC) motors are used in many industrial and domestic applications due to their higher energy efficiency, high reliability, low maintenance and higher torque to weight ratio. Further these motors are compatible with any digital systems so that the drive can be controlled by a digital controller for optimal performance. BLDC motors have the drawback of higher torque ripple and the drive circuit produces unwanted harmonics which reduces the power quality and causes unwanted electromagnetic interference. The objective of the proposed work is to develop a reconfigurable controller for the BLDC motor drive using fuzzy logic technique to minimize the harmonics by varying the switching frequency and duty ratio without affecting the voltage to the drive. This technique is implemented in reconfigurable VERTEX II Pro development board and observed that there is tangible improvement in performance in terms of reduction in harmonics. This controller consumes lesser power compared to the conventional electronic controllers.
Starting Page	578
Ending Page	583
File Size	1226268
Page Count	6
File Format	PDF
ISBN	9781424473991
ISSN	19471270
e-ISBN	9781424473984
DOI	10.1109/IPECON.2010.5697061
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-27
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Brushless DC motors Brushless DC motor (BLDC) Pulse width modulation Inverters Sensors Pulse Width Modulation (PWM) Fuzzy Logic Control (FLC) Field programmable gate arrays Field Programmable Gate Arrays (FPGA)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in