NDLI: Wide area robust TCSC controller design considering communication delay uncertainty

Content Provider	IEEE Xplore Digital Library
Author	Saejia, M. Ngamroo, I.
Copyright Year	2010
Description	Author affiliation: Center of Excellence for Innovative Energy Systems, School of Electrical Engineering, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok 10520, Thailand (Ngamroo, I.) \|\| School of Electrical Engineering, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok 10520, Thailand (Saejia, M.)
Abstract	This paper focuses on a robust fixed structure controller design of thyristor controlled series capacitor (TCSC) for wide area stabilization taking uncertainty due to communication delay into account. Since the control signals measured from phasor measurement units (PMU) are global signals, the communication delay is an inevitable problem. When these PMU signals are used as the input of TCSC, the stabilization effect of TCSC may be deteriorated. To tackle this problem, an uncertainty due to time delay is represented by the inverse input multiplicative model. The structure of controller is the practical lead/lag compensator with single input. To enhance the robustness, the controller parameters are optimized by genetic algorithm (GA). Simulation studies in the two-area four-machine interconnected power system confirm the robustness of the proposed TCSC controller against the delay uncertainty.
Starting Page	996
Ending Page	1000
File Size	395071
Page Count	5
File Format	PDF
ISBN	9781424456062
e-ISBN	9781424456079
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-19
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	ECTI
Subject Keyword	Robust control Thyristors Uncertainty Power system simulation Power system interconnection Communication system control Wide area stability control robust control Phasor measurement units Power capacitors Power system modeling Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in