NDLI: Unipower II - architecture and design of a loosely coupled multiprocessor system

Please wait, while we are loading the content...

ACE '90. Proceedings of [XVI Annual Convention and Exhibition of the IEEE In India]

Neural Network Approach to Pisarenko's Harmonic Retrieval Method

An optimization approach to the analysis of generalized learning automata algorithms

Karnaugh Maps - An artificial intelligence approach

GNU-Aid: Intelligent computer aided instruction system

VLSI implementable neural network for solving linear programming problems efficiently

An iterative approach to pattern recognition

Tutoring system for circuit theory with passive elements

A knowledge representation paradigm for multiple expert systems

Case studies in modelling cooperative knowledge systems

Artificial neural net based noise cancellor

A simulator study of recovery of HVDC links following AC system faults

Design and development of controllable filter banks for harmonic current suppression on the AC side of the converters of DC transmission lines

Corrective Rescheduling to Alleviate Bus Voltage Violations

A loop based method for distribution power flow solution

Walsh transform based digital protection of power transformer

An improved version of fdlf suitable for systems with large voltage variations

A fast algorithm for coherency identification and dynamic equivalencing of power systems

PC controlled transistorized pwm inverter for induction motor drive

Power system fault diagnosis using artificial neural networks

Recent advances in queueing networks: a survey with applications to automated manufacturing

Process Management System

Evaluation of Factors Affecting the Performance of Controller Designed for Robot Manipulators using the Theory of Variable Structure Systems

Contraction and related mappings: theory and applications

Pade extended prony (PEP) model reduction for linear multivariable systems

Applications of A.I. in control systems

Nonlinear system parameter identification - A modified Kalman filter algorithm

Digital flight control - scenario for the 90's

An adaptive control system modelled as finite state machine

Medium range forecasting of power system load by median filtering and walsh transform

Multi-objective stochastic optimal thermal power dispatch

An adaptive controller for megawatt frequency control

A general method for power flow analysis n MTDC systems

Real time simulation of microprocessor based multi-area tie line power controller

Distribution feeder reconfiguration - heuristic algorithms and their performance

Design optimization of induction motor

Degradation of metal oxide surge arresters under simulated natural conditions

Source localization in a wedge shaped shallow sea

Binary image compression using the radon transform

Series expansion of gaussian-gaussian mixture probability distribution

Processing of EEG signals for reducing the effects of adjacent activities

A new technique to separate the non stationary component of a signal and its application in biomedical engineering

Programmable signal processor - an ASIC

Study of lens shaped arrays

Design of maxflat fir filters

Adaptive coding and optimal speech storage in digital speech interpolation systems

A higher order parallel abstraction for fixed degree divide and conquer problem solving strategy

Performance study of cache based multiprocessor designs

Virtual shared memory interconnect bus provides real-time linkage between multiprocessors

Unipower II - architecture and design of a loosely coupled multiprocessor system

Simulation of a data flow computer

Parallel data compression algorithms

Design and implementation of matrix algorithms of systolic array processor

Design of a microprocessor based radar tracking system using stepper motor

Multi-channel planar filters

Shape from shading using discrete polynomials

Time varying filter for doppler synthesis

Postprocessing of spectral output of EEG signals for display of long records

Real-time signal processor: ADSP2100 based

Analysis of median filter

A self-routing photonic switch using an optical content addressable memory

A simulation of fiber distributed data interface for token ring lan protocols

Data/voicenideo integration on fiber distributed data interface

Estimation of voltages and currents due to lightning strokes to transmission lines

Unipower II - architecture and design of a loosely coupled multiprocessor system

Content Provider	IEEE Xplore Digital Library
Author	Balakrishna, W. Gunneswara Rao, K.V.S.S.S.
Copyright Year	1990
Description	Author affiliation: ECIL (Balakrishna, W.)
Abstract	UNIPOWER II, a loosely coupled multiprocessor system designed in Computer Group, can support maximum of four processors according to the needs of application. It provides a standard UNIX environment for easy development/ porting of applications, better performance, cost effectiveness and modular growth. Present version of UNIPOWER II conforms to UNIX V.3.1 and provides many popular BSD extensions and Network protoclos. This paper can be divided into three parts. First part ts an In troduction to loosely coupled and tightly coupled architectures. Second part deal with UNIPOWER II architecture, Configurability, operating enviornment. Final part gives a design note an various modules involved In the development of UNIPOWER II.
Starting Page	231
Ending Page	235
File Size	446152
Page Count	5
File Format	PDF
DOI	10.1109/ACE.1990.762682
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-01-22
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Operating systems Computer architecture Bandwidth Throughput Application software Standards development Kernel Engines Multiprocessing systems
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in