NDLI: MPI performance on the SGI Power Challenge

Please wait, while we are loading the content...

Proceedings. Second MPI Developer's Conference

Proceedings. Second MPI Developer's Conference

MPICH on the T3D: a case study of high performance message passing

MPI on the I-WAY: a wide-area, multimethod implementation of the Message Passing Interface

Design and implementation of MPI on Puma portals

MICE: a prototype MPI implementation in Converse environment

Implementing MPI under AP/Linux

Generalized communicators in the Message Passing Interface

A thread taxonomy for MPI

Cooperative Data Sharing: a layered approach to an architecture-independent Message-Passing Interface

MPI as a coordination layer for communicating HPF tasks

Collective communication and communicators in mpi++

Object Oriented MPI (OOMPI): a class library for the Message Passing Interface

Early implementation of Para++ with MPI-2

Parallel molecular dynamics visualization using MPI with MPE graphics

Message passing in complex irregular systems

Parallel implementation of 3D FMA using MPI

Parallel solution of the wave equation using higher order finite elements

Coupling fluids and structures codes on MPI

Rendering of numerical flow simulations using MPI

Cone beam tomography using MPI on heterogeneous workstation clusters

Lessons learned from attempts to parallelize linear FE analysis code for 2D structures

Replay for debugging MPI parallel programs

Performance evaluation of MPI implementations and MPI based Parallel ELLPACK solvers

MPI performance evaluation and characterization using a compact application benchmark code

eMPI/eMPICH: embedding MPI

An overview of a MPI profiling environment for the NEC Cenju-3

First class communication in MPI

An MPI implementation of the BLACS

MPICH performance characteristics and considerations

MPI performance on the SGI Power Challenge

MPI performance on the SGI Power Challenge

Content Provider	IEEE Xplore Digital Library
Author	Loos, T. Bramley, R.
Copyright Year	1996
Abstract	The widely implemented MPI standard defines primitives for point-to-point and collective inter-processor communication (IPC), and synchronization based on message passing. The main reason to use a message passing standard is to ease the development, porting, and execution of applications on the variety of parallel computers that can support the paradigm, including shared memory, distributed memory, and shared memory array multiprocessors. The paper concentrates on the SGI Power Challenge, a shared memory multiprocessor with comparison results provided for the distributed memory Intel Paragon. Memory and communications tests written in C++ using messages of double precision arrays show both memory and MPI blocking IPC performance on the Power Challenge degrade once total message sizes grow larger than the second level cache. Comparing the MPI and memory performance curves indicate Power Challenge native MPI point-to-point communication is implemented using memory copying. A model of blocking IPC for the SGI Power Challenge was developed and validated with performance results for use as part of a cost function in a graph partitioning algorithm. A new measure of communications efficiency and overhead, the ratio of IPC time to memory copy time, is used to compare relative IPC performance. Comparison between the Power Challenge and the Paragon show that the Paragon is more efficient for small messages, but the Power Challenge is better on large messages. Power Challenge observations do not correspond well with Paragon results, indicating shared memory multiprocessor results should not be used to predict distributed memory multiprocessor performance. This suggests that relative performance of parallel algorithms should not judged based on one type of machine.
Starting Page	203
Ending Page	206
File Size	320504
Page Count	4
File Format	PDF
ISBN	0818675330
DOI	10.1109/MPIDC.1996.534116
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-07-01
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Concurrent computing Degradation Message passing Cost function Partitioning algorithms Standards development Application software Distributed computing Communication standards Testing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in