NDLI: A Web Service to Generate Program Coprocessors

Content Provider	IEEE Xplore Digital Library
Author	Dossis, M.F. Themelis, T. Markopoulos, L.
Copyright Year	2009
Abstract	The design and implementation of today’s complex embedded systems including custom hardware and software is still to a large extent based on a collaboration of heterogeneous, semi-manual and often poorly inter-connected design methods and tools. This usually results in repetitive and longer development cycles. This paper describes an intelligent web service to automatically produce non-standard and custom hardware description code, including its memory and system interfaces from abstract, executable specification (unaltered program) code, via intelligent web interface and intelligent human-web interactions. Provably-correct hardware compilations are performed on selected high-level program subroutines by employing logic programming techniques and an intelligent inference engine. The intelligent inference engine is invoked automatically within the processes of the implemented high-level synthesis compiler. The proposed methodology and implemented tools are proven applicable and successful by evaluating results from implementation of linear as well as repetitive, nested-loop - based targeted application source code programs.
Starting Page	121
Ending Page	128
File Size	399364
Page Count	8
File Format	PDF
ISBN	9780769538945
DOI	10.1109/SMAP.2009.15
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-14
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	EDA (Electronic Design Automation) ECAD High-Level Synthesis Collaborative software Collaborative tools Design methodology Engines Register-Transfer Level (RTL) Embedded software Web services Embedded system Intelligent Human-Web Interactions Intelligent and Personalized E- Services Hardware Software tools Web Services Coprocessors Compilers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Transaction Level Modeling for Early Verification on Embedded System Design

Modeling and simulation in a formal design framework

Co-processor synthesis: a new methodology for embedded software acceleration

Agents Based Intelligent Grid Matchmaking System for EDA Tools on a Cluster Grid

Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology

Design Verification at the Register Transfer Language Level

Register transfer level (rtl) design (2012).

Functional Design Verification by Multi-Level Simulation

ModES: Embedded Systems Design Methodology and Tools based on MDE

A Web Service to Generate Program Coprocessors

Similar Documents

Transaction Level Modeling for Early Verification on Embedded System Design

Modeling and simulation in a formal design framework

Co-processor synthesis: a new methodology for embedded software acceleration

Agents Based Intelligent Grid Matchmaking System for EDA Tools on a Cluster Grid

Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology

Design Verification at the Register Transfer Language Level

Register transfer level (rtl) design (2012).

Functional Design Verification by Multi-Level Simulation

ModES: Embedded Systems Design Methodology and Tools based on MDE

A Web Service to Generate Program Coprocessors