NDLI: Design of 1553 protocol controller for reliable data transfer in aircrafts

Content Provider	IEEE Xplore Digital Library
Author	Jose, J. Varghese, S.
Copyright Year	2012
Description	Author affiliation: Dept. of Electronics and Communication Engineering, St. Joseph's College of Engineering and Technology, Palai, Kerala, India (Jose, J.) \|\| Dept. of Electrical and Electronics Engineering, Viswajyothi College of Engineering and Technology, Muvattupuzha, Kerala, India (Varghese, S.)
Abstract	In a modern military avionics system all the devices need to communicate as efficiently as possible with a minimum amount of hardware. 1553 is a dual- redundant, bi-directional, Manchester encoded, digital time division command/ response data bus which eliminates the use of point-to-point wiring. It uses a shielded twisted pair wire for data transfer. This bus can allow communication between any devices (maximum of 31) connected to it. Even though 1553 is an old standard (developed in early 1970s), it is an inevitable part of almost all aircrafts of today. Compared to other avionics data bus standards 1553 is known for its reliability and flexibility. With the presented method, the protocol controller is modeled as state machine in HDL. This paper describes implementation of the Military data bus standard MIL-STD-1553 onto a Xilinx based FPGA platform.
Starting Page	686
Ending Page	691
File Size	562290
Page Count	6
File Format	PDF
ISBN	9781467351171
ISSN	21647143
e-ISBN	9781467351195
DOI	10.1109/ISDA.2012.6416620
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-27
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Military standards Protocols 1553 databus Status Word (SW) FPGA Data Word (DW) Aerospace electronics Bus Controller (BC) HDL Remote Terminal (RT) Military aircraft Data transfer Command Word (CW) Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MIL-STD-1553+: Integrated remote terminal and bus controller at 100-Mb/s data rate

Performance analysis of high-speed MIL-STD-1553 bus system using DMT technology

FPGA Implementation of MIL-STD-1553 B Bus Protocol Controller for Aircrafts

Implementation of $I^{2}C$ master bus controller on FPGA

Implementation of $I^{2}C$ master bus controller on FPGA

A high-speed reliable data transfer method based on FPGA hardware acknowledgement

Design of FC-AE-1553 Interface GPS Module

Implementation of USB 3.0 bus controller in FPGA for data transfer in multi-channel applications

A Low Cost FPGA based USB Device Core

Design of 1553 protocol controller for reliable data transfer in aircrafts

Similar Documents

MIL-STD-1553+: Integrated remote terminal and bus controller at 100-Mb/s data rate

Performance analysis of high-speed MIL-STD-1553 bus system using DMT technology

FPGA Implementation of MIL-STD-1553 B Bus Protocol Controller for Aircrafts

Implementation of $I^{2}C$ master bus controller on FPGA

Implementation of $I^{2}C$ master bus controller on FPGA

A high-speed reliable data transfer method based on FPGA hardware acknowledgement

Design of FC-AE-1553 Interface GPS Module

Implementation of USB 3.0 bus controller in FPGA for data transfer in multi-channel applications

A Low Cost FPGA based USB Device Core

Design of 1553 protocol controller for reliable data transfer in aircrafts