NDLI: Design of a 4-bit 1.4 Gsamples/s low power folding ADC for DS-CDMA UWB transceivers

Content Provider	IEEE Xplore Digital Library
Author	Thirugnanam, R. Dong Sam Ha Choi, S.S.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA (Thirugnanam, R.; Dong Sam Ha)
Abstract	In this paper, we present a CMOS low power folding ADC (analog to digital converter) architecture, which takes advantage of the low resolution requirement of DS-CDMA UWB transceivers to reduce the power consumption. The high sampling rate is achieved by adopting current steering folding amplifiers instead of cross coupled differential pair based folding amplifiers. Our ADC adopts both resistive interpolation and multiplication to fold the input signal, thereby, reducing the number of folding amplifiers required. When this technique is applied to higher resolution converters, the power and area savings will be even more significant. A brief analysis on the operation of the folding amplifier and a systematic method for sizing preamplifiers, folding amplifiers and comparators is presented. The ADC has been designed in 0.13 /spl mu/m IBM CMOS process. Post layout simulation shows that the spurious free dynamic range (SFDR) of our ADC is greater than 24 dB up to 540 MHz at 1.4 GS/s and consumes about 62 mW of power. The results also indicate that the proposed architecture consumes less power and achieves a higher sampling rate than existing folding ADCs.
Starting Page	536
Ending Page	541
File Size	1905893
Page Count	6
File Format	PDF
ISBN	078039397X
DOI	10.1109/ICU.2005.1570045
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-05
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Operational amplifiers Energy consumption UWB multiplier SFDR Transceivers folding ADC Multiaccess communication Signal resolution Analog-digital conversion DS-CDMA Interpolation Sampling methods Differential amplifiers Preamplifiers current steering folding amplifier
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in