NDLI: Block Decision Feedback Multistage PIC Scheme for DS-CDMA systems

Content Provider	IEEE Xplore Digital Library
Author	Dahmane, A.O. Mejri, L.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. du Quebec, Trois-Rivieres, Que. (Dahmane, A.O.; Mejri, L.)
Abstract	In direct-sequence code division multiple access (DS-CDMA) systems, performances are limited by multiple access interference (MAI). To mitigate these interferences and hence increase the capacity and allow high data rates, multiuser detection (MUD) techniques are used. The main drawback of such receivers is the increase in complexity when compared to the conventional receiver based on the Rake receiver. The multistage parallel interference cancellation (MPIC) receiver is considered a serious candidate for practical implementation showing a good tradeoff between performance and complexity. However, in order to satisfy the performances of the third generation systems, it is important to use MPIC with decision feedback (DF). In the other hand, the parallel implementation of the DF-MPIC has been proven to be strongly compromised. In order to improve the implementation aspects with minimum effect on the algorithm performances, a new block DF-MPIC scheme is proposed in this paper. Simulation results are conducted in different scenarios in order to evaluate the impact of such scheme
Starting Page	386
Ending Page	390
File Size	337660
Page Count	5
File Format	PDF
ISBN	1424404940
DOI	10.1109/WIMOB.2006.1696377
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-06-19
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fading Interference cancellation RAKE receivers Feedback Detectors Multiple access interference Very large scale integration Multiaccess communication Multipath channels Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A VLSI architecture of a DS-CDMA decision feedback multistage parallel interference cancellation detector

Asymptotic performance limit of a DS/CDMA RAKE receiver with a multistage interference cancellation scheme

Equalized parallel interference cancellation for uplink CDMA systems

Interference cancellation based multiuser receiver with channel decoding and decision feedback in asynchronous CDMA systems

RAKE receiver with adaptive interference cancellers for a DS-CDMA system in multipath fading channels

A hybrid SIC/PIC detector based on a reduced network of Kalman filters for DS-CDMA systems over multipath fading channels

A new objective function based multi-user detector for DS/CDMA over multipath fading channels

FPGA implementation of MPIC detectors for DS-CDMA systems in frequency nonselective channels

Performance improvement of RAKE receiver for a multicode DS-CDMA system with multistage interference cancellation detectors

Block Decision Feedback Multistage PIC Scheme for DS-CDMA systems

Similar Documents

A VLSI architecture of a DS-CDMA decision feedback multistage parallel interference cancellation detector

Asymptotic performance limit of a DS/CDMA RAKE receiver with a multistage interference cancellation scheme

Equalized parallel interference cancellation for uplink CDMA systems

Interference cancellation based multiuser receiver with channel decoding and decision feedback in asynchronous CDMA systems

RAKE receiver with adaptive interference cancellers for a DS-CDMA system in multipath fading channels

A hybrid SIC/PIC detector based on a reduced network of Kalman filters for DS-CDMA systems over multipath fading channels

A new objective function based multi-user detector for DS/CDMA over multipath fading channels

FPGA implementation of MPIC detectors for DS-CDMA systems in frequency nonselective channels

Performance improvement of RAKE receiver for a multicode DS-CDMA system with multistage interference cancellation detectors

Block Decision Feedback Multistage PIC Scheme for DS-CDMA systems