NDLI: A GSM-EDGE/CDMA2000/UMTS Receiver IC for Cellular Terminals in 0.13 μm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Hueber, G. Strasser, G. Stuhlberger, R. Chabrak, K. Maurer, L. Hagelauer, R.
Copyright Year	2006
Description	Author affiliation: Res. Inst. for Int. Circuits, Johannes Kepler Univ., Linz (Hueber, G.)
Abstract	A single-chip, fully integrated GSM-EDGE/ CDMA2000/UMTS direct conversion receiver has been implemented. While the design comprises two frac-N PLLs, mixers, LNAs, fully integrated VCOs, analog anti-aliasing filters and a three-wire-bus configuration interface, the key topic is a fully configurable digital-front-end (DFE), ΔΣ ADCs and a high-speed digital serial baseband (BB) interface. The DFE's functionality includes sample-rate-conversion, channel filtering, dynamic range control, and signal conditioning for data transmission via a digital interface between RFIC and baseband IC. The described partitioning shifts some of the functionality, traditionally located in the analog-front-end (channel filtering, gain control, etc.) and baseband IC (matched filtering) to the digital-front-end. The receiver IC with a die size of 8 $mm^{2}$ has been fabricated in 0.13-μm RF-CMOS. The power consumption for the DFE is 11 to 35-mW@1.5 V. The receiver shows a error-vector-magnitude (EVM) of 3.9 % in UMTS mode and 3.1 % in CDMA2000 configuration at the digital baseband interface
Starting Page	23
Ending Page	26
File Size	241780
Page Count	4
File Format	PDF
ISBN	2960055152
DOI	10.1109/ECWT.2006.280425
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-10
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	EUROPEAN MICROWAVE ASSOCIATION
Subject Keyword	Matched filters Baseband Filtering 3G mobile communication Digital integrated circuits Dynamic range CMOS integrated circuits Data communication Digital filters Analog integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A single-chip UMTS receiver with integrated digital frontend in 0.13 μm CMOS

A single-chip dual-band CDMA2000 receiver for cellular terminals in 0.13 µm CMOS

A Single-chip dual-band CDMA2000 receiver for cellular terminals in 0.13 µm CMOS

On the Concept of a Multi-Mode Agile Receive Digital-Front-End for Cellular Terminals

Analog baseband channel for GSM/UMTS/WLAN/Bluetooth reconfigurable multistandard terminals

A Digital-Front-End for Multi-Mode/Multi-System Capable Receivers for Cellular Terminals

A 600mV Baseband Analog Filter for UMTS Receivers

A tri-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver

A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver

A GSM-EDGE/CDMA2000/UMTS Receiver IC for Cellular Terminals in 0.13 μm CMOS

Similar Documents

A single-chip UMTS receiver with integrated digital frontend in 0.13 μm CMOS

A single-chip dual-band CDMA2000 receiver for cellular terminals in 0.13 µm CMOS

A Single-chip dual-band CDMA2000 receiver for cellular terminals in 0.13 µm CMOS

On the Concept of a Multi-Mode Agile Receive Digital-Front-End for Cellular Terminals

Analog baseband channel for GSM/UMTS/WLAN/Bluetooth reconfigurable multistandard terminals

A Digital-Front-End for Multi-Mode/Multi-System Capable Receivers for Cellular Terminals

A 600mV Baseband Analog Filter for UMTS Receivers

A tri-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver

A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver

A GSM-EDGE/CDMA2000/UMTS Receiver IC for Cellular Terminals in 0.13 μm CMOS