NDLI: An Encrypt and Decrypt Algorithm Implementation on FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Ke Wang
Copyright Year	2009
Abstract	Internet Protocol Security (generally shortened to IPSec) is a framework of open standards that provides data confidentiality, data integrity, and data authentication between participating peers at the IP layer. The Data Encryption Standard(DES) is used to encrypt and decrypt packet data at IP layer; it turns clear text into cipher text via an encryption algorithm. The decryption algorithm on the remote end restores clear text from cipher text. Shared secret keys enable the encryption and decryption. DES uses a 56-bit key, ensuring high-performance encryption, Field -programmable gate arrays(FPGA) are reconfigurable digital integrated circuits that in the past have proven to provide high performance and low cost for cryptographic application. In this paper, FPGA is used for carrying out the fully pipeline, fully parallel DES coding and decoding algorithm because it exploits inherent parallelism in the algorithms and matches very well for operations required for private key. Finally, this paper designs core architecture of FPGA for two-round DES algorithm and introduces the flow diagram of DES algorithm in detail. Moreover, some experiment are carried out to study plaintext/ciphertext correlation and statistical characteristic, the results show this method is effective and the proposed cipher has higher security, faster encryption and lower computation expense as well as other good cryptographic properties. Finally, a performance analysis to cryptanalysis is presented by determining the most effective FPGA chip to perform large scale cryptanalysis through a speed survey of various FPGA chips.
Starting Page	298
Ending Page	301
File Size	284815
Page Count	4
File Format	PDF
ISBN	9780769538105
DOI	10.1109/SKG.2009.74
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-12
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Costs Data security Pipelines Authentication Digital integrated circuits Internet Decoding Cryptography Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient implementation of hash function processor for IPSEC

A Reconfigurable Implementation of the New Secure Hash Algorithm

An Implementation of Montgomery Modular Multiplication on FPGAs

Carry-save Montgomery modular exponentiation on reconfigurable hardware

Optimisation of the SHA-2 family of hash functions on FPGAs

Secure remote control of field-programmable network devices

FPGA implementation of MD5 hash algorithm

A high performance FPGA implementation of DES

Automata implementation into FPGAs with multiple encoding of microinstructions

An Encrypt and Decrypt Algorithm Implementation on FPGAs

Similar Documents

An efficient implementation of hash function processor for IPSEC

A Reconfigurable Implementation of the New Secure Hash Algorithm

An Implementation of Montgomery Modular Multiplication on FPGAs

Carry-save Montgomery modular exponentiation on reconfigurable hardware

Optimisation of the SHA-2 family of hash functions on FPGAs

Secure remote control of field-programmable network devices

FPGA implementation of MD5 hash algorithm

A high performance FPGA implementation of DES

Automata implementation into FPGAs with multiple encoding of microinstructions

An Encrypt and Decrypt Algorithm Implementation on FPGAs