NDLI: Parallel implementation of convolution encoder for software defined radio on DSP architecture

Content Provider	IEEE Xplore Digital Library
Author	Jui-Chieh Lin Chu Yu Mao-Hsu Yen Pao-Ann Hsiung Sao-Jie Chen Yu Hen Hu
Copyright Year	2009
Description	Author affiliation: National ILan University, Taiwan (Chu Yu) \|\| Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA (Yu Hen Hu) \|\| Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan (Jui-Chieh Lin; Sao-Jie Chen) \|\| National Taiwan Ocean University, Taiwan (Mao-Hsu Yen) \|\| National Chung Cheng University, Taiwan (Pao-Ann Hsiung)
Abstract	The question of how to efficiently implement bit-oriented operations such as convolutional encoding in a word-based processor platform is investigated. Our approach is to treat each word as a vector of individual bits. By reformulating a bit-oriented algorithm in vectorized format, it is shown in this work that significant speed-up of execution of such an algorithm can be achieved. Toward this goal, an efficient code generation design methodology is proposed to leverage the effort of common sub-expression elimination (CSE). The task of efficient vector-oriented code generation then becomes a pattern matching problem. The vectorization approach is demonstrated by the convolutional encoding portion of the IEEE 802.11a (WiFi) standard, implemented in C language on a Sandbridge $Technologies^{©}$ Inc. SB3010 baseband processor evaluation board, and more than 90% instruction cycle reduction is observed.
Starting Page	180
Ending Page	186
File Size	576797
Page Count	7
File Format	PDF
ISBN	9781424445028
DOI	10.1109/ICSAMOS.2009.5289230
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-20
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Convolutional codes Instruction sets Encoding convolutional encoder Application specific integrated circuits Vector processing Convolution Signal processing algorithms 802.11a Digital signal processing Computer architecture Finite impulse response filter software-defined radio Software radio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Convolution algorithms on DSP processors

A new parallel DSP with short-vector memory architecture

Implementation of real-time high speed convolution using DSP

DSP implementation of fast FIR filtering algorithms using short FFT's

Protecting digital signal processors (DSP) with modified real convolutional codes

Implementation of real-time partitioned convolution on a DSP board

The evolution of DSP architectures: towards parallelism exploitation

Low power synthesis of sum-of-product computation in DSP algorithms

Parallel form of FIR filter for implementation on multicore DSP

Parallel implementation of convolution encoder for software defined radio on DSP architecture

Similar Documents

Convolution algorithms on DSP processors

A new parallel DSP with short-vector memory architecture

Implementation of real-time high speed convolution using DSP

DSP implementation of fast FIR filtering algorithms using short FFT's

Protecting digital signal processors (DSP) with modified real convolutional codes

Implementation of real-time partitioned convolution on a DSP board

The evolution of DSP architectures: towards parallelism exploitation

Low power synthesis of sum-of-product computation in DSP algorithms

Parallel form of FIR filter for implementation on multicore DSP

Parallel implementation of convolution encoder for software defined radio on DSP architecture