NDLI: A Low Cost and Inner-round Pipelined Design of ECB-AES-256 Crypto Engine for Solid State Disk

Content Provider	IEEE Xplore Digital Library
Author	Fei Wu Liang Wang Jiguang Wan
Copyright Year	2010
Abstract	Solid-State Disks (SSD) are widely used in government and security departments owing to its faster speed of data access, more durability, more shock and drop, no noise, lower power consumption, lighter weight compared with Magnetic disk. As a result, the demand of security for storing data has been generated. The Advanced Encryption Standard (AES) is today's key data encryption standard for protecting data, but the implementation of high-speed AES encryption engine needs to consume a large number of hardware resources. This paper presents a low-cost and inner-round pipelined ECB-256-AES encryption engine. Through sharing the resources between the AES encryption module and the AES decryption module and using the look-up table for the SubBytes and InvSubBytes operations, the logic resources have been largely reduced; by using loop rolling and inner-round pipelined techniques, a high throughput of encryption and decryption operations is achieved. A 1.986Gbits/s throughput and 232.748MHz clock frequency are achieved using 614 slices of the Xilinx xc6slx45-3fgg484. The simulation results show that the AES crypto design is able to meet the read and write speed of SATA 1.0 interface.
Starting Page	485
Ending Page	491
File Size	316564
Page Count	7
File Format	PDF
ISBN	9781424481330
DOI	10.1109/NAS.2010.40
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-15
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	inner-round Pipelines SSD Random access memory ECB-AES-256 crypto engine Encryption Table lookup Registers Engines
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards Practical Architectures for SRAM-Based Pipelined Lookup Engines

Some aspects of practical implementation of AES 256 crypto algorithm

Efficient VLSI architecture of medium throughput AES encryption

Non-Proprietary Security Policy Integral Memory PLC v1.0 Integral Memory PLC. Integral AES 256 Bit Crypto SSD Underlying PCB

A High-Throughput Low-Cost AES Cipher Chip (2002)

Pipelined implementation of AES encryption based on FPGA

A Novel Architecture of Implementing Error Detecting AES Using PRNS

Pipelined architecture for fast IP lookup

Single-chip FPGA implementation of a pipelined, memory-based AES Rijndael encryption design

A Low Cost and Inner-round Pipelined Design of ECB-AES-256 Crypto Engine for Solid State Disk

Similar Documents

Towards Practical Architectures for SRAM-Based Pipelined Lookup Engines

Some aspects of practical implementation of AES 256 crypto algorithm

Efficient VLSI architecture of medium throughput AES encryption

Non-Proprietary Security Policy Integral Memory PLC v1.0 Integral Memory PLC. Integral AES 256 Bit Crypto SSD Underlying PCB

A High-Throughput Low-Cost AES Cipher Chip (2002)

Pipelined implementation of AES encryption based on FPGA

A Novel Architecture of Implementing Error Detecting AES Using PRNS

Pipelined architecture for fast IP lookup

Single-chip FPGA implementation of a pipelined, memory-based AES Rijndael encryption design

A Low Cost and Inner-round Pipelined Design of ECB-AES-256 Crypto Engine for Solid State Disk