NDLI: Study on Fine-Grained Synchronization in Many-Core Architecture

Content Provider	IEEE Xplore Digital Library
Author	Lei Yu Zhiyong Liu Dongrui Fan Fenglong Song Junchao Zhang Nan Yuan
Copyright Year	2009
Abstract	The synchronization between threads has serious impact on the performance of many-core architecture. When communication is frequent, coarse-grained synchronization brings significant overhead. Thus, coarse-grained synchronization is not suitable for this situation. However, the overhead of fine-grained synchronization is still small when the communication is frequent. For the many-core architecture which supports fine-grained synchronization with on-chip storage, we propose fine-grained synchronization algorithms for scientific computation application 2-D wavefront and LU decomposition. At first, according to the memory access mode, an efficient method of data allocation is proposed. Then, way of thread partition and synchronization are discussed. Finally, we estimate the two algorithms based on Godson-T many-core architecture. The results of experiments show that the relative speedup is almost linear and the execution time is only 53.2 % of the coarse-grained synchronization. After the global barriers are eliminated, LU decomposition achieved 13.1% performance improvement. Moreover, the experiments prove that the fine-grained mechanism is able to improve the performance of processor and it has a good scalability.
Starting Page	524
Ending Page	529
File Size	382733
Page Count	6
File Format	PDF
ISBN	9780769536422
DOI	10.1109/SNPD.2009.61
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-27
Publisher Place	Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	speedup many-core thread-level parallelism Partitioning algorithms Wire fine-grained synchronization Yarn Distributed computing Delay Programming profession Concurrent computing Computer architecture Parallel processing Frequency synchronization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers

Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms

Hierarchically tiled arrays for parallelism and locality

Exploiting the Thread-Level Parallelism for BGP on Multi-core

Partitioning techniques for large-grained parallelism

In search of speculative thread-level parallelism

Fine-grain multi-thread processor architecture for massively parallel processing

Speculative synchronization and thread management for fine granularity threads

Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures

Study on Fine-Grained Synchronization in Many-Core Architecture

Similar Documents

Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers

Exploiting Fine-Grained Pipeline Parallelism for Wavefront Computations on Multicore Platforms

Hierarchically tiled arrays for parallelism and locality

Exploiting the Thread-Level Parallelism for BGP on Multi-core

Partitioning techniques for large-grained parallelism

In search of speculative thread-level parallelism

Fine-grain multi-thread processor architecture for massively parallel processing

Speculative synchronization and thread management for fine granularity threads

Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures

Study on Fine-Grained Synchronization in Many-Core Architecture