NDLI: An automated power estimation and optimization methodology

Content Provider	IEEE Xplore Digital Library
Author	Namin, S.H. Muscedere, R. Huapeng Wu Ahmadi, M.
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Windsor, Windsor, ON, Canada (Namin, S.H.; Muscedere, R.; Huapeng Wu; Ahmadi, M.)
Abstract	Power consumption is currently a very important criteria in digital system designs, however power analysis and optimization, especially at the gate level and lower levels of design abstraction, is tedious and complicated for most entry level designers. It requires several iterations of simulation and synthesis to generate and apply switching activity and it is also difficult to setup the various electronic design automation (EDA) tools. In this paper we discuss an automated power estimation and optimization flow, using two well-known EDA tools, that eliminates the laborious tasks of setting design parameters and configuring the EDA tools and thus significantly reduces the development time from several days to several hours. The proposed automated power estimation and optimization flow helps digital designers to estimate and optimize the power consumption of designs effortlessly, accurately, and effectively at gate level. The proposed power estimation and optimization flow also maximizes the capabilities of using available modern computational power in order to examine the effects of a wide range of design and implementation parameters on the power consumption, speed, and area complexity. A case study, the implementation of power efficient finite field multipliers, is shown.
Starting Page	1
Ending Page	4
File Size	608150
Page Count	4
File Format	PDF
e-ISBN	9781467374880
DOI	10.1109/ISSCS.2015.7203985
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-07-09
Publisher Place	Romania
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Estimation Switches Logic gates Libraries CMOS integrated circuits Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new methodology in power estimation in CMOS combinational circuits at logic level

Power consumption of sequential CMOS circuits using Logic Pictures

A 7b 1GS/s 60mW folding ADC in 65nm CMOS

An expandable current-mode ADC with power optimization technique

CMOS optimization including logic family mixing

Uniform methodology for benchmarking beyond-CMOS logic devices

A 9-bit 50MS/s asynchronous SAR ADC in 28nm CMOS

MIXSyn: An efficient logic synthesis methodology for mixed XOR-AND/OR dominated circuits

Low-power and highly reliable logic gates transistor-level optimizations

An automated power estimation and optimization methodology

Similar Documents

A new methodology in power estimation in CMOS combinational circuits at logic level

Power consumption of sequential CMOS circuits using Logic Pictures

A 7b 1GS/s 60mW folding ADC in 65nm CMOS

An expandable current-mode ADC with power optimization technique

CMOS optimization including logic family mixing

Uniform methodology for benchmarking beyond-CMOS logic devices

A 9-bit 50MS/s asynchronous SAR ADC in 28nm CMOS

MIXSyn: An efficient logic synthesis methodology for mixed XOR-AND/OR dominated circuits

Low-power and highly reliable logic gates transistor-level optimizations

An automated power estimation and optimization methodology