NDLI: A Software Defined Radio Receiver Architecture Based on Cluster Computing

Content Provider	IEEE Xplore Digital Library
Author	Guangjun Lu Peizhong Lu
Copyright Year	2008
Description	Author affiliation: Inf. Sci. & Technol. Inst. Zhengzhou, Zhengzhou (Guangjun Lu) \|\| Southwest Inst of Electron & Telecommun. Techn., Shanghai (Peizhong Lu)
Abstract	Software defined Radio (SDR) has been widely accepted in the last few years. Up to now, most SDRs have been implemented based on DSP and FPGA, which has the advantage of low-cost, low power-consumption and compact size. But with the fast development of general-purpose computer and network communication technology, it becomes possible to implement SDR based on general-purpose PC and LAN. This paper gives a detailed introduction on how to implement a SDR receiver based on cluster computing. The cluster consists of a dozen of blade servers and several common servers, which are interconnected by gigabit ethernet. The software components of the SDR receiver, including analog signal sampling, data dispatching, load balance, demodulation, channel decoding, source decoding and user interface are presented in detail. Depending on the several key technologys such as parallel network data dispatching, efficient load balance and two-level parallel computing, the receiver can get a throughput up to 200 MB/s and process wireless signals with bandwidth up to 40 MHz in real time. Furthermore, the receiver can process multiple channel signals with different frequency, bandwidth, modulation type, channel coding and source coding at the same time. By using a special RF front-end and a commercial high speed A/D convertor, the receiver can receive different frequency RF signal and digitize at 70 MHz IF. Up to now, the receiver can demodulate AM, FM, PSK, QPSK, 8 PSK, 16 PSK, mQAM signals and decode various channel and source coding widely used.
Starting Page	612
Ending Page	619
File Size	541280
Page Count	8
File Format	PDF
ISBN	9780769534497
DOI	10.1109/GCC.2008.58
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-24
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	SDR Frequency modulation Receivers cluster computing Decoding A/D conversion Phase shift keying Network servers Computer architecture Bandwidth Signal processing Dispatching load balance gigabit ethernet Software radio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in