NDLI: Design and implementation of a high performance terminal for real-time video capture in e-learning systems

Content Provider	IEEE Xplore Digital Library
Author	Hua Teng
Copyright Year	2010
Description	Author affiliation: Computer institute, China West Normal University, CWNU, Nanchong Sichuan, China (Hua Teng)
Abstract	The essential components of future e-learning systems will include real-time video capture, video transmission, and video display; a high-definition image display at the receiver in the real-time teaching depends on the promise of a highresolution video and a greater compression. This paper designed a high-performance terminal for the real-time video capture in e-learning systems; it is a terminal not only built on FPGA module and DSP parallel working system but also enhanced by improved MPEG-4 algorithm. The experiment results of this terminal demonstrated a significant effectiveness of compressing a highresolution real-time video.
Starting Page	102
Ending Page	105
File Size	229277
Page Count	4
File Format	PDF
ISBN	9781424465132
e-ISBN	9781424465163
DOI	10.1109/CISP.2010.5646300
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-16
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems parallel working system Encoding terminal digital technology supported learning independent study models real-time video Image coding e-learning Transform coding Digital signal processing Streaming media Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of a reprogrammable DSP/FPGA based platform for real-time HD video coding

Dynamic control for real-time video decoding in wireless channel

A Low-Cost, FPGA Based, Video Streaming Server

Real-time single FPGA-based multimodal image fusion system

Real-Time Image Collection and Processing System Design

Video quality assessment approach with field programmable gate arrays

Scalable implementation of H.263 video encoder on a parallel DSP system

Design of high-speed real-time processing platform faced on video tracking

High speed CAVLC encoder suitable for field programmable platforms

Design and implementation of a high performance terminal for real-time video capture in e-learning systems

Similar Documents

Implementation of a reprogrammable DSP/FPGA based platform for real-time HD video coding

Dynamic control for real-time video decoding in wireless channel

A Low-Cost, FPGA Based, Video Streaming Server

Real-time single FPGA-based multimodal image fusion system

Real-Time Image Collection and Processing System Design

Video quality assessment approach with field programmable gate arrays

Scalable implementation of H.263 video encoder on a parallel DSP system

Design of high-speed real-time processing platform faced on video tracking

High speed CAVLC encoder suitable for field programmable platforms

Design and implementation of a high performance terminal for real-time video capture in e-learning systems