NDLI: A novel simulation approach for fault injection resistance evaluation on smart cards

Content Provider	IEEE Xplore Digital Library
Author	Riviere, L. Bringer, J. Thanh-Ha Le Chabanne, H.
Copyright Year	2015
Description	Author affiliation: SAFRAN Morpho, France (Riviere, L.; Bringer, J.; Thanh-Ha Le; Chabanne, H.)
Abstract	Physical perturbations are performed against embedded systems that can contain valuable data. Such devices and in particular smart cards are targeted because potential attackers hold them. The embedded system security must hold against intentional hardware failures that can result in software errors. In a malicious purpose, an attacker could exploit such errors to find out secret data or disrupt a transaction. Simulation techniques help to point out fault injection vulnerabilities and come at an early stage in the development process. This paper proposes a generic fault injection simulation tool that has the particularity to embed the injection mechanism into the smart card source code. By its embedded nature, the Embedded Fault Simulator (EFS) allows us to perform fault injection simulations and side-channel analyses simultaneously. It makes it possible to achieve combined attacks, multiple fault attacks and to perform backward analyses. We appraise our approach on real, modern and complex smart card systems under data and control flow fault models. We illustrate the EFS capacities by performing a practical combined attack on an Advanced Encryption Standard (AES) implementation.
Starting Page	1
Ending Page	8
File Size	1336378
Page Count	8
File Format	PDF
ISBN	9781479918850
DOI	10.1109/ICSTW.2015.7107460
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-13
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Smart cards Object oriented modeling combined attack Registers Security Fault injection instruction skip data modification embedded systems Hardware Software Data models smart card side-channel attack Physical attack fault simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power consumption profile analysis for security attack simulation in smart cards at high abstraction level

A Smart Card Power Analysis Simulator

Countering type confusion and buffer overflow attacks on Java smart cards by data type sensitive obfuscation

Robust Protection Against Fault-Injection Attacks of Smart Cards Implementing the Advanced Encryption Standard (2004)

Hardware attacks against smart cards.

Side channel attack prevention for AES smart card

Differential Power Analysis in the Smart Card by Data Simulation

Software Fault Injection Tool

A smart random code injection to mask power analysis based side channel attacks

A novel simulation approach for fault injection resistance evaluation on smart cards

Similar Documents

Power consumption profile analysis for security attack simulation in smart cards at high abstraction level

A Smart Card Power Analysis Simulator

Countering type confusion and buffer overflow attacks on Java smart cards by data type sensitive obfuscation

Robust Protection Against Fault-Injection Attacks of Smart Cards Implementing the Advanced Encryption Standard (2004)

Hardware attacks against smart cards.

Side channel attack prevention for AES smart card

Differential Power Analysis in the Smart Card by Data Simulation

Software Fault Injection Tool

A smart random code injection to mask power analysis based side channel attacks

A novel simulation approach for fault injection resistance evaluation on smart cards