NDLI: An optimized hardware accelerator for real time registration of aerial video imagery and its applications

Content Provider	IEEE Xplore Digital Library
Author	Hafiz, R. Tahir, M.A. Arshad, O. Khan, S.A.
Copyright Year	2004
Description	Author affiliation: National Univ. of Sci. & Technol., Pakistan (Hafiz, R.; Tahir, M.A.; Arshad, O.; Khan, S.A.)
Abstract	Aerial video imagery is widely used in mapping, surveillance and monitoring applications. An aerial video can give sufficient information, but it does not offer the freedom and flexibility of working with a geo-registered image or map. Our paper provides a cost effective, robust and efficient solution for real time video registration. We propose a fast compact FPGA processing module. The FPGA module implements the computationally intensive routines of the algorithm. Three level pipelining is incorporated to enhance the clock speed to 30 MHz. We also present two applications of our proposed hardware using the core registration algorithm. The first is an air-to-ground target tracker. The second application is a jerky hand-held video stabilizer application. It can be used for improved targeting from telescope-mounted weapons e.g. sniper, while firing from a moving vehicle. C++ implementations of these algorithms have been tested to demonstrate encouraging results.
Starting Page	196
Ending Page	199
File Size	189688
Page Count	4
File Format	PDF
ISBN	0769522440
DOI	10.1109/ICIG.2004.37
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-12-18
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Target tracking Surveillance Weapons Hardware Robustness Field programmable gate arrays Monitoring Pipeline processing Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time image manipulation using soft hardware

Design of airport video aided surveillance system based on DSP+FPGA

A dual mode FPGA implementation of real-time target detection for hyperspectral imagery

Real-time signal processing system for target tracking based on ADSP21060 and FPGA

Fast prototyping of datapath-intensive architectures

An FPGA-Based Real-Time Hardware Accelerator for Orientation Calculation Part in SIFT

Building Optimized Packet Filters with COFFi

Design of high-speed real-time processing platform faced on video tracking

A FPGA implementation of a video rate multi-target tracking system

An optimized hardware accelerator for real time registration of aerial video imagery and its applications

Similar Documents

Real-time image manipulation using soft hardware

Design of airport video aided surveillance system based on DSP+FPGA

A dual mode FPGA implementation of real-time target detection for hyperspectral imagery

Real-time signal processing system for target tracking based on ADSP21060 and FPGA

Fast prototyping of datapath-intensive architectures

An FPGA-Based Real-Time Hardware Accelerator for Orientation Calculation Part in SIFT

Building Optimized Packet Filters with COFFi

Design of high-speed real-time processing platform faced on video tracking

A FPGA implementation of a video rate multi-target tracking system

An optimized hardware accelerator for real time registration of aerial video imagery and its applications