NDLI: Analysis of the fault injection mechanism related to negative and positive power supply glitches using an on-chip voltmeter

Content Provider	IEEE Xplore Digital Library
Author	Zussa, L. Dutertre, J.-M. Clediere, J. Robisson, B.
Copyright Year	2014
Description	Author affiliation: Ecole Nat. Super. des Mines de St.-Etienne (ENSM.SE), Gardanne, France (Zussa, L.; Dutertre, J.-M.) \|\| Commissariat a l'Energie Atomique et aux Energies Alternatives (CEA), Gardanne/Grenoble, France (Clediere, J.; Robisson, B.)
Abstract	Power supply underpowering and negative power supply glitches are commonly used for the purpose of injecting faults into secure circuits. The related fault injection mechanism has been extensively studied: it is based on setup time violations. Positive power supply glitches are also used to inject faults. However, an increase of the supply voltage is not consistent with a mechanism based on setup time violation. Besides, no research work has yet identified the corresponding mechanism. In this work, we report the use of an embedded delay-meter to monitor the core voltage of a programmable device exposed to power supply glitches. It permitted us to gain a further insight into the mechanism associated with power glitches and also to identify the injection mechanism of positive power supply glitches.
Starting Page	130
Ending Page	135
File Size	1088869
Page Count	6
File Format	PDF
e-ISBN	9781479941124
DOI	10.1109/HST.2014.6855583
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-05-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power supply glitch induced faults on FPGA: An in-depth analysis of the injection mechanism

Analysis and reduction of on-chip inductance effects in power supply grids

Using negative edge triggered ffs to reduce glitching power in FPGA circuits

Design and analysis of an optical-powered on-chip power supply

Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits

Fault Tolerance Analysis of NoC Architectures

A Power Transmission Line Fault Distance Estimation VLSI Chip: Design and Defect Tolerance

An In-depth and Black-box Characterization of the Effects of Clock Glitches on 8-bit MCUs

Using NEXUS compliant debuggers for real time fault injection on microprocessors

Analysis of the fault injection mechanism related to negative and positive power supply glitches using an on-chip voltmeter

Similar Documents

Power supply glitch induced faults on FPGA: An in-depth analysis of the injection mechanism

Analysis and reduction of on-chip inductance effects in power supply grids

Using negative edge triggered ffs to reduce glitching power in FPGA circuits

Design and analysis of an optical-powered on-chip power supply

Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits

Fault Tolerance Analysis of NoC Architectures

A Power Transmission Line Fault Distance Estimation VLSI Chip: Design and Defect Tolerance

An In-depth and Black-box Characterization of the Effects of Clock Glitches on 8-bit MCUs

Using NEXUS compliant debuggers for real time fault injection on microprocessors

Analysis of the fault injection mechanism related to negative and positive power supply glitches using an on-chip voltmeter