NDLI: Analysis and design of active IC metering schemes

Content Provider	IEEE Xplore Digital Library
Author	Maes, R. Schellekens, D. Tuyls, P. Verbauwhede, I.
Copyright Year	2009
Description	Author affiliation: Katholieke Universiteit Leuven, ESAT-SCD/COSIC and IBBT Kasteelpark Arenberg 10, 3001 Heverlee, Belgium (Maes, R.; Schellekens, D.; Tuyls, P.; Verbauwhede, I.)
Abstract	Outsourcing the fabrication of semiconductor devices to merchant foundries raises some issues concerning the IP protection of the design. Active hardware metering schemes try to counter piracy of integrated circuits by enforcing the fabrication plant to run an activation protocol with the IP owner for every chip that is produced. In this work, we analyze the protocols of two active hardware metering schemes that were recently proposed by Roy et al. in [1], [2]. We study how these schemes achieve security and based on this, we suggest more efficient and secure versions for both. Finally, we present a simplified and secure activation protocol based on physically unclonable functions.
Starting Page	74
Ending Page	81
File Size	168837
Page Count	8
File Format	PDF
ISBN	9781424448050
DOI	10.1109/HST.2009.5224964
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Costs Cloning physically unclonable function Fabrication Intellectual property protection active metering Production Hardware Foundries Manufacturing activation protocol Protection Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis and design of active ic metering schemes.

Abstract active hardware metering for intellectual property protection and security.

Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits

Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management

A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing

Hardware authentication based on PUFs and SHA-3 $2^{nd}$ round candidates

A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications

A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs

Multiple project wafers for medium-volume IC production

Analysis and design of active IC metering schemes

Similar Documents

Analysis and design of active ic metering schemes.

Abstract active hardware metering for intellectual property protection and security.

Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits

Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management

A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing

Hardware authentication based on PUFs and SHA-3 $2^{nd}$ round candidates

A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications

A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs

Multiple project wafers for medium-volume IC production

Analysis and design of active IC metering schemes