NDLI: FPGA based SPECAN algorithm implementation for ScanSAR imaging

Content Provider	IEEE Xplore Digital Library
Author	Long Pang Zongbo Wang Bocheng Zhu
Copyright Year	2012
Description	Author affiliation: School of Electronics Engineering and Computer Science, Peking University, Beijing, China (Long Pang; Bocheng Zhu) \|\| Department of Electronic Engineering, Dalian University of Technology, Dalian, China (Zongbo Wang)
Abstract	An FPGA based implementation of spectral analysis (SPECAN) algorithm for ScanSAR imaging is given in this paper. In order to meet the requirements of system miniaturization and low power consumption, the whole imaging processing will be divided into several time-division stages and mapped to reusable calculation modules and control logics, an optimized processing structure in FPGA is proposed to integrate all the processing procedure in single FPGA chip. In the verification part, FPGA based processing has been compared with Matlab based off-line processing. The experimental results indicate the validity of the design and engineering applicability of the proposed structure.
Starting Page	38
Ending Page	41
File Size	943422
Page Count	4
File Format	PDF
ISBN	9781467324717
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-31
Publisher Place	Netherlands
Access Restriction	Subscribed
Rights Holder	EUROPEAN MICROWAVE ASSOC
Subject Keyword	Algorithm design and analysis field programmable gate array (FPGA) Signal processing algorithms Imaging Process control ScanSAR spectral analysis (SPECAN) MATLAB synthetic aperture radar(SAR) Field programmable gate arrays Synthetic aperture radar
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Implementation of Polar Format Algorithm for Airborne Spotlight SAR Processing

Design and Implementation of Synthetic Aperture Radar (SAR) Field-Programmable Gate Array (FPGA)-Based Processor

FPGA Implementation of Two SAR Autofocus Algorithms

MATLAB/simulink applications for SAR system design with FPGA

High-performance system design of SAR real-time signal processing

FMCW rail-mounted SAR: Porting spotlight SAR imaging from MATLAB to FPGA

The Design of Radix-4 FFT by FPGA

FPGA Implementation of the Range-Doppler Algorithm for Real-Time Synthetic Aperture Radar Imaging

FPGA based architecture for real-time SAR processing with integrated motion compensation

FPGA based SPECAN algorithm implementation for ScanSAR imaging

Similar Documents

FPGA Implementation of Polar Format Algorithm for Airborne Spotlight SAR Processing

Design and Implementation of Synthetic Aperture Radar (SAR) Field-Programmable Gate Array (FPGA)-Based Processor

FPGA Implementation of Two SAR Autofocus Algorithms

MATLAB/simulink applications for SAR system design with FPGA

High-performance system design of SAR real-time signal processing

FMCW rail-mounted SAR: Porting spotlight SAR imaging from MATLAB to FPGA

The Design of Radix-4 FFT by FPGA

FPGA Implementation of the Range-Doppler Algorithm for Real-Time Synthetic Aperture Radar Imaging

FPGA based architecture for real-time SAR processing with integrated motion compensation

FPGA based SPECAN algorithm implementation for ScanSAR imaging