NDLI: An Adaptive Software-Based Deadlock Recovery Technique

Content Provider	IEEE Xplore Digital Library
Author	Mirza-Aghatabar, M. Tavakkol, A. Sarbazi-Azad, H. Nayebi, A.
Copyright Year	2008
Description	Author affiliation: Sharif Univ. of Technol., Tehran (Mirza-Aghatabar, M.; Tavakkol, A.; Sarbazi-Azad, H.; Nayebi, A.)
Abstract	Deadlock management has a direct effect on making a reliable connection between processing nodes in parallel computers. Networks using wormhole switching are the most vulnerable networks to deadlock occurrence due to chained blocking nature of this switching method. Different hardware based techniques for deadlock recovery were proposed in the literature which have considerable design complexity, while deadlock occurrence in a network is rare. A software based technique can reduce this cost while preserving performance. The only software based technique proposed in the literature is static and independent of network workload and working conditions. In this paper we present an adaptive software based technique for deadlock recovery, and validate its performance in the presence of different traffic patterns including uniform, hot spot, local and first matrix transpose (FMT) patterns in 8-ary 3-cube network (torus). Simulation results exhibit about 21% 20% 98% and 20% performance improvement under local, FMT, hotspot and uniform traffic patterns, respectively.
Starting Page	514
Ending Page	519
File Size	326594
Page Count	6
File Format	PDF
ISBN	9780769530963
DOI	10.1109/WAINA.2008.230
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-25
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wormhole Switching Costs Adaptive routing Deadlock Detection Telecommunication traffic Software performance Network on Chip (NoC) Routing Deadlock Recovery Concurrent computing Network-on-a-chip System recovery Traffic control Computer networks Hardware Interconnection Networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic communication performance of a TESH network under the nonuniform traffic patterns

On hot-spot traffic pattern of TESH network

Deadlock-Free Multi-Path Routing for Torus-Based NoCs

A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

High performance hierarchical torus network under matrix transpose traffic patterns

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns

A Partial Irregular-Network Routing on Faulty k-ary n-cubes

Region-based routing algorithm for Network-on-Chip architectures

New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip (2010)

An Adaptive Software-Based Deadlock Recovery Technique

Similar Documents

Dynamic communication performance of a TESH network under the nonuniform traffic patterns

On hot-spot traffic pattern of TESH network

Deadlock-Free Multi-Path Routing for Torus-Based NoCs

A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

High performance hierarchical torus network under matrix transpose traffic patterns

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns

A Partial Irregular-Network Routing on Faulty k-ary n-cubes

Region-based routing algorithm for Network-on-Chip architectures

New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip (2010)

An Adaptive Software-Based Deadlock Recovery Technique