NDLI: Educating hardware design — From boolean equations to massively parallel computing systems

Content Provider	IEEE Xplore Digital Library
Author	Knodel, O. Zabel, M. Lehmann, P. Spallek, R.G.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Sci., Tech. Univ. Dresden, Dresden, Germany (Knodel, O.; Zabel, M.; Lehmann, P.; Spallek, R.G.)
Abstract	The future of hardware development lies in massively parallel hardware architectures as used in embedded as well as high-performance systems, for instance streaming-based, realtime and database applications. Especially field-programmable gate arrays provide a platform for the rapid development of integrated circuits and the accompanied software. For reasons of energy efficiency, it is increasingly important to tailor hardware directly to the application. As such systems are very complex, the training of engineers has to start early. Furthermore, the usual curricula in computer science and electrical engineering teach only basic skills. In this paper we present lectures and especially practical FPGA design courses for bachelor and master students. We introduce a selection of individual projects, which were realized by students in practical courses. With examples from final bachelor projects and master theses we demonstrate the quality of education and its integration into current research. We describe possible improvements of labs, such as automated test benches and a remote FPGA laboratory for advanced courses.
Starting Page	1
Ending Page	6
File Size	150157
Page Count	6
File Format	PDF
ISBN	9781479968466
e-ISBN	9781479968480
DOI	10.1109/SPL.2014.7002216
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-05
Publisher Place	Argentina
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computers Computer architecture Educational institutions Hardware System-on-chip Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Educating hardware design — From primary school children to postgraduate engineers

Massively parallel scalable reconfigurable hardware for fuzzy controllers

Emulating massively parallel non-Boolean operators on FPGA

Experiences from System-on-Chip design courses

Architecture and Applications for an All-FPGA Parallel Computer

FPGA-based reconfigurable computer systems

Massively Parallel Dynamically Reconfigurable Multi-FPGA Computing System

Parallel processing architectures for reconfigurable systems

Emulating optically inspired massively parallel non-Boolean operators on FPGA

Educating hardware design — From boolean equations to massively parallel computing systems

Similar Documents

Educating hardware design — From primary school children to postgraduate engineers

Massively parallel scalable reconfigurable hardware for fuzzy controllers

Emulating massively parallel non-Boolean operators on FPGA

Experiences from System-on-Chip design courses

Architecture and Applications for an All-FPGA Parallel Computer

FPGA-based reconfigurable computer systems

Massively Parallel Dynamically Reconfigurable Multi-FPGA Computing System

Parallel processing architectures for reconfigurable systems

Emulating optically inspired massively parallel non-Boolean operators on FPGA

Educating hardware design — From boolean equations to massively parallel computing systems