NDLI: A deterministic parallel scheduling algorithm for input queued crossbar switches

Content Provider	IEEE Xplore Digital Library
Author	Yanfeng Zheng Simin He Shutao Sun Wen Gao
Copyright Year	2005
Description	Author affiliation: Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing, China (Yanfeng Zheng; Simin He)
Abstract	Input-queued (IQ) switch architectures have become predominant in high-speed switching for the past decade. Maximum weight matching (MWM) algorithms are known to achieve 100% throughput under any admissible traffic. Unfortunately, MWM is impractical for its high computational complexity O(N/sup 3/). In this paper, we study a new type of approximate algorithm to MWM using local search technique. Instead of using randomized technique which is mainly used by the existing approximations, our algorithm runs in a deterministic way which is easy to be implemented by hardware. It provides 100% throughput under any admissible traffic and simulation results show that the proposed algorithm with only 3 iterations outperforms the existing approximations to MWM.
Starting Page	315
Ending Page	318
File Size	831349
Page Count	4
File Format	PDF
ISBN	0780395387
DOI	10.1109/ISCIT.2005.1566858
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-10-12
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Computer architecture Traffic control Throughput Hardware Bipartite graph Helium Computational complexity Scheduling algorithm Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A traffic adaptive round-robin algorithm for combined input-crosspoint-queued switches

Randomized Parallel Scheduling Algorithm for Input Queued Crossbar Switches

Reducing the implementation complexity of combined input and output queued switches by using extended maximal matching algorithm

Parallel maximum weight bipartite matching algorithms for scheduling in input-queued switches

A practical scheduling architecture and its implementation for Input-Queued Switches

Greedy weighted matching for scheduling the input-queued switch

Backlog Aware Low Complexity Schedulers for Input Queued Packet Switches

Multi-chip multicast schedulers in input-queued switches

Design of Fair Scalable Scheduling Architecture for Input-Queued Switches

A deterministic parallel scheduling algorithm for input queued crossbar switches

Similar Documents

A traffic adaptive round-robin algorithm for combined input-crosspoint-queued switches

Randomized Parallel Scheduling Algorithm for Input Queued Crossbar Switches

Reducing the implementation complexity of combined input and output queued switches by using extended maximal matching algorithm

Parallel maximum weight bipartite matching algorithms for scheduling in input-queued switches

A practical scheduling architecture and its implementation for Input-Queued Switches

Greedy weighted matching for scheduling the input-queued switch

Backlog Aware Low Complexity Schedulers for Input Queued Packet Switches

Multi-chip multicast schedulers in input-queued switches

Design of Fair Scalable Scheduling Architecture for Input-Queued Switches

A deterministic parallel scheduling algorithm for input queued crossbar switches