NDLI: A design scheme for sampling switch in active matrix LCD

Please wait, while we are loading the content...

2015 European Conference on Circuit Theory and Design (ECCTD)

2013 European Conference on Circuit Theory and Design (ECCTD)

2011 20th European Conference on Circuit Theory and Design (ECCTD)

2009 European Conference on Circuit Theory and Design

2007 18th European Conference on Circuit Theory and Design

Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.

Volume 3 - 2005

Volume 2 - 2005

The circuit paradigm in nanoelectronics - field-coupled and hybrid nanoelectronic circuits

A slow-fast dynamics model of a second-order logdomain floating-capacitor LC-ladder circuit

Nonlinear dynamics in servo positioning loops

On phase pattern transition in star-coupled Wien-bridge oscillators with parameter deviations

Oscillators and operational amplifiers

Theoretical investigation of the stability of the modes in an array of coupled oscillators for linear and circular arrangements

Multiphase active-RC sinusoidal oscillators incorporating lowpass and allpass sections

A design scheme for sampling switch in active matrix LCD

A theoretical discussion on performance limits of CMOS charge pumps

Nonlinear effects of RF interference in SC circuits

Partitioning large circuits to speed up numerical simulations

A methodology for fast reuse of analog circuit schematics

Efficient algorithms for the computation and application of Volterra kernels in the behavior analysis of nonlinear circuits and systems

Optimization of bit-per-stage for low-voltage low-power CMOS pipeline ADCs

Linearity enhancement of oversampled pipeline A/D converters using sigma-delta modulation

A 2.0-V folding circuit using current limiting amplifier for ADC

Constrained ICA for functional magnetic resonance imaging

Lossless video coding using bi-directional 3D prediction optimized for each frame

Feature space derivation for isolated utterance reading with discriminant deformable models

UWB technology: chaotic communications versus noncoherent impulse radio

A fast and simple implementation of Chua's oscillator using a "cubic-like" Chua diode

An area and power efficient discrete-time chaos generator circuit

A 1.5V 150MS/s current-mode sample-and-hold circuit

A 1.5V 60MS/s sampled-data filter in 0.18/spl mu/m CMOS

A high-speed sense-amplifier based flip-flop

Design of high-performance tunable filters based on current conveyors

Minimization of offset of the tunable LP filters

A class AB 6th order log-domain filter in BiCMOS with 100-500 MHz tuning range

Systematic synthesis of operational amplifier circuits by admittance matrix expansion

Performance estimator for an analog design automation system using EKV-modeled analog circuits

A project based master's programme for SoF/SoC based sensor systems

Prediction of Coulomb blockade in arbitrary environments

Hall-effect circuits and architectures for nonvolatile system design

New logic circuits consisting of quantum dots and CMOS

Computing minimum-phase factors of polynomials

Modulo 2/sup n/ - 1 multiplication/sum-of-squares units

Argument principle and discrete Fourier transform

Plenary lecture [second page is blank]

Lyapunov exponent of EEG signal for epileptic seizure characterization

Study of nonlinear dynamics of LDPC decoders

Route to chaos in an opto-electronic system

A nonautonomous IC chaotic oscillator and its application for random bit generation

Chaotic dynamics and simulation of Japanese vowel sounds

Accurate, real-time localization of subminiature inductive transponders: tumor localization as an example

A new transponder architecture for long-range telemetry applications

Architecture for model-based UHF RFID system design verification

Low frequency bidirectional communication transponder for security and automotive applications

UICE: a low-power high-speed cryptographic module for RFID and embedded systems

Nth-order low-pass filter employing current differencing transconductance amplifiers

OTA-C lowpass design using evolutionary algorithms

Second-order OTA-C filters using a single OTA

Dynamic range optimization of continuous-time G/sub m/-C filters

A 70dB SFDR CMOS transconductor

Power-balanced asynchronous logic

A power dissipation comparison of ALU-architectures for ASIPs

Maximal sharing of partial terms in MCM under minimal signed digit representation

A new multi-mode multifunction filter using CDBA

Q-parasitics and their influence to the behaviour of nanoscaled CMOS circuits

Circuit models for small signal performance of nanodevices based on two-state quantum systems

CMOL: possible hybrid semiconductor/nanodevice circuits

Numerical investigation of energy dissipation in Quantum Cellular Automaton circuits

A scheme to enhance the error-correcting capability of encoded quantum information

A method for compensating the D/A converter frequency response distortion in OFDM system

RLS based MIMO channel identification for FEXT compensation in vectored xDSL system

Equalizer design for discrete multitone systems combining response shortening and spectral shaping

A FSK demodulator comparison for ultra-low power, low data-rate wireless links in ISM bands

A general method for designing sparse antenna arrays

Volume 1 - 2005

A design scheme for sampling switch in active matrix LCD

Content Provider	IEEE Xplore Digital Library
Author	Takahashi, S. Taji, A. Tsukiyama, S. Hashimoto, M. Shirakawa, I.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr., Electron., & Commun. Eng., Chuo Univ., Hachioji, Japan (Takahashi, S.; Taji, A.; Tsukiyama, S.)
Abstract	In the design of a source driver in an active matrix LCD, of primal importance is the issue of how to restrict the admissible allowance of the RPV (i.e. the ratio of the pixel voltage to the video voltage) of a pixel within a specified narrow range, which determines the transmitted luminance of the pixel. This constraint on the RPV is analyzed in terms of parameters associated with the sampling switch and the sampling pulse, and then by using a minimal number of these parameters, a design scheme is described dedicatedly for the sampling switch. Experimental results show that an optimal sampling switch can be attained by the proposed scheme, which gives rise to a source driver with almost 50% less power consumption than the one by manual design.
File Size	374458
File Format	PDF
ISBN	0780390660
DOI	10.1109/ECCTD.2005.1522985
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-02
Publisher Place	Ireland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Fluctuations Switches Active matrix liquid crystal displays Voltage Sampling methods Thin film transistors Communication switching Consumer electronics Driver circuits
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in