NDLI: Implementation of high-speed digit-serial LDI allpass filters

Please wait, while we are loading the content...

2015 European Conference on Circuit Theory and Design (ECCTD)

2013 European Conference on Circuit Theory and Design (ECCTD)

2011 20th European Conference on Circuit Theory and Design (ECCTD)

2009 European Conference on Circuit Theory and Design

2007 18th European Conference on Circuit Theory and Design

Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.

Volume 3 - 2005

Plenary lecture [second page is blank]

Neural network simulator for circuit modeling and analysis based on fast automatic differentiation

Realization of limit cycles by neural networks with piecewise linear activation function

Artificial immune systems based sound event detection with CNN-UM

An improved, very long time-constant CMOS integrator for use in implantable neuroprosthetic devices

Generation of balanced biphasic stimulus current with integrated blocking capacitor

Design of a bioimpedance measurement system using direct carrier compensation

A novel CMOS temperature control system for resistive gas sensor arrays

A complete front-end system read-out and temperature control for resistive gas sensor array

A miniaturised modular platform for wireless sensor networks

Analysis of diode-transistor circuits having multiple DC solutions

New admittance matrix descriptions for the nullor with application to circuit design

Geometrical analysis of two-transistor circuits with more than three operating points

Novel autonomous current mode one-cycle controller for PFC AC-DC pre-regulators

Sliding mode control of a high voltage DC-DC buck converter

Blind source separation for improved load forecasting in the power system

An investigation of coded OFDM and OFDM-CDMA waveforms utilizing different modulation schemes on HF multipath/fading channels

System requirements for OFDM polar transmitter

Quality improvement of bone-conducted speech

Tracking for a CNN guided robot

Architecture of asynchronous cellular processor array for image skeletonization

Image processing using periodic pattern formation in cellular neural networks

Reliability of polynomial I/sub DS/-V/sub GS/-V/sub DS/ model fitted using harmonic-balance simulation

Distortion analysis of three-stage amplifiers with reversed nested-Miller compensation

New analytical approach to evaluate harmonic distortion in nonlinear feedback amplifiers

Explicit design equations for class-E power amplifiers with small DC-feed inductance

Design of class E amplifier with any output Q and nonlinear capacitance on MOSFET

Guidelines for designing class-AB output stages

General solution of linear differential equations by using differential transfer matrix method

On the transfer matrix synthesis of two-dimensional orthogonal systems

Frequency adjusting numerical technique for oscillator simulation

Output power control in a power combiner with class-DE amplifiers

Study of parasitic and stray components induced ringings in class E power amplifiers in MHz range

Optimization procedure of class E amplifiers using SPICE

Beamforming system for 3G and 4G wireless LAN applications

A 0.67-mm/sup 2/ 45-/spl mu/W DSP VLSI implementation of an adaptive directional microphone for hearing aids

A downlink beamforming in consideration of common pilot and phase mismatch

Per-pixel integration time controlled image sensor

A simple variable /spl lambda/ resistive network implementation

Reversible watermarking technique using small-world cellular neural network

Hybrid lifting scheme using discrete-time cellular neural networks for lossless image coding

A cellular neural network based character recognition system

A CNN for biomedical image processing

The effects of digital implementation on ZePoC codec

Simplified workfunction predistorter noise analysis

Analytical approach for analyzing tapered transmission lines

Modeling and analysis of a relaxation oscillator

Phase-error reduction technique for quadrature ring oscillators

The new approach of programmable pseudo fractional-N clock generator for GHz operation with 50% duty cycle

Narrow BP active-RC filters with reduced power and sensitivity

Diagnostics of analog systems using rough sets

Multiple fault diagnosis in analogue circuits

The collector-base resistance of a BJT

Practical considerations on doughnut transistors design

A mixed-mode conditioning circuit designed for adaptive smart sensing

Optimized design of ECL gates with a power constraint

Interconnect simulation using FDTD method with variable mesh size technique

A systematic design procedure for high-speed opamp performance optimization

Ladder network modeling for closed-form interconnect time delay determination

Minimising buffer latency through optimum transistor p-to-n ratio scaling

Low power, low complexity CMOS multiple-input replicating current comparators and WTA/LTA circuits

One method for linear phase lowpass IRR filter design

Implementation of high-speed digit-serial LDI allpass filters

Exact convergence analysis of adaptive filter algorithms without persistently exciting condition

Finite impulse response filter banks realized using switched capacitor technique

Time-domain distortion as criterion for design of IIR Hilbert transformers

A simple active noise control in acoustic duct

Versatile architectures for decoding a class of LDPC codes

Power and delay optimization for network on chip

Design and implementation of a fully digital 4FSK demodulator

An analog-digital adaptive image-reject technique for quadrature receivers

An early decision decoding algorithm for LDPC codes using dynamic thresholds

Reflectance data model with mixed lumped and distributed elements for wireless communication systems

Novel method of sensitivity evaluation in hybrid circuits with nonuniform distributed parts

Sequential clustering by loopy belief propagation

On the interpretation of the time-varying eigenvalues

Theory signal processing in insect hearing organs

A cross-coupled dual-loop feedback power amplifier driver

Observations on the relationship between energy transfer efficiency and phase noise in an LC oscillator

The Devil's Staircase as a method of comparing injection-locked frequency divider topologies

An LC-VCO with one octave tuning range

A 92dB 560MHz 1.5V 0.35 /spl mu/m CMOS operational transconductance amplifier

Simple CMOS 1/jL/spl omega/ to inductive transconductance amplifier

CMOS class AB single-to-differential transconductor

A tunable CMOS transconductor for ultra-low Gm with wide differential input voltage range

Statistical analysis of CMOS current reference

Simplified gate level noise injection models for behavioral noise coupling simulation

The electrochemical transistor and circuit design considerations

Methods for building polynomial device models for frequency domain nonlinear analysis

On the structure of 2-channel paraunitary finite field multirate filter banks

One method for FIR minimum-phase multiplier-free filter design based on cosine and RRS filters

Design of digital all-pass filters with equal-ripple group delay frequency response

Fuzzy-wavelet-Kalman signal reconstruction

Modelling mismatch effects in CMOS translinear loops and current mode multipliers

Reconstructing positive Boolean functions with shadow clustering

A learning algorithm for improving the classification speed of support vector machines

A fast active quenching and recharging circuit for single-photon avalanche diodes

A software toolbox for constructing ensembles of heterogenous linear and nonlinear models

Multiresolution PWL approximations

Localized growth and functionalization of silicon nanowires for MEMS sensor applications

Electronically tunable multi-input single-output voltage-mode filter

Dynamical patterns of bang-bang phase-locked loops

Accurate modeling and experimental validation of an injection-locked frequency divider

Comments on the effectiveness of the Szabo and Kolumban solution to false lock in sampling PLL frequency synthesizer

Influence of a "coupling factor" on the spectrum of a noisy oscillator

A micropower differential charge-balancing switched-capacitor front-end for capacitive microaccelerometers

A micropower 2 MHz CMOS frequency reference for capacitive sensor applications

Impact of process parameter variations on the energy dissipation in adiabatic logic

A design automation tool for low-power signal filters for use in sensor interfaces

On designing minimax adjustable wideband fractional delay FIR filters using two-rate approach

Design options of the versatile oversampling two-channel SBC-FDFMUX filter bank

New linearly tapered window and its application to FIR filter design

A single chip solution for text-to-speech synthesis

A low voltage OTA using MOSFET in the triode region and cascode current mirror

Power reduction of ASIPs by distributing the workload on several ASIP-instances

A novel technique for estimating harmonic and inter-harmonic frequencies in power system signals

A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity

Volume 2 - 2005

Volume 1 - 2005

Implementation of high-speed digit-serial LDI allpass filters

Content Provider	IEEE Xplore Digital Library
Author	Landernas, K. Holmberg, J.
Copyright Year	2005
Description	Author affiliation: Dept. of Comput. Sci. & Electron., Malardalen Univ., Vasteras, Sweden (Landernas, K.; Holmberg, J.)
Abstract	In this paper, the performance of high-speed digit-serial processing elements for recursive systems is studied. A 6th-order LDI allpass filter has been implemented using digit-serial arithmetics, where two implementation cases are studied. In Implementation Case I the digit-serial processing elements are realized using unfolding (Parhi, 1991), which is the most common design method in digit-serial processing, and in Case 2 processing elements that can be pipelined to the hit-level are utilized. The filter realizations are implemented using a 0.18 /spl mu/m standard cell technology. The studied properties are throughput and current consumption. It is concluded that implementing the filters using processing elements that can be pipelined to the bit-level results in a higher throughput. This is, however, at the expense of significantly higher current consumption. The throughput is on average 44% higher for Implementation Case 2 compared to Implementation Case 1. The difference in current consumption is on average 72%.
File Size	138149
File Format	PDF
ISBN	0780390660
DOI	10.1109/ECCTD.2005.1523107
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-02
Publisher Place	Ireland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer science Energy consumption Design methodology Lattices Chebyshev approximation Throughput Frequency Digital filters Delay Arithmetic
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in