NDLI: Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm

Content Provider	IEEE Xplore Digital Library
Author	Gorgues, M. Dong Xiang Flich, J. Zhigang Yu Duato, J.
Copyright Year	2014
Description	Author affiliation: Sch. of Software, Tsinghua Univ., Beijing, China (Dong Xiang; Zhigang Yu) \|\| Univ. Politec. de Valencia, Valencia, Spain (Gorgues, M.; Flich, J.; Duato, J.)
Abstract	Buffer resource minimization plays an important role to achieve power-efficient NoC designs. At the same time, advanced switching mechanisms like virtual cut-through (VCT) are appealing due to their inherited benefits (less network contention, higher throughput, and simpler broadcast implementations). Moreover, adaptive routing algorithms exploit the inherited bandwidth of the network providing higher throughput. In this paper, we propose a novel flow control mechanism, referred to as type-based flow control (TBFC), and a new adaptive routing algorithm for NoCs. First, the reduced flow control strategy allows using minimum buffer resources, while still allowing VCT. Then, on top of TBFC we implement the safe/unsafe routing algorithm (SUR). This algorithm allows higher performance than previous proposals as it achieves a proper balanced utilization of input port buffers. Results show the same performance of fully adaptive routing algorithms but using less resources. When resources are matched, SUR achieves up to 20% throughput improvement.
Starting Page	25
Ending Page	32
File Size	1344536
Page Count	8
File Format	PDF
ISBN	9781479953479
DOI	10.1109/NOCS.2014.7008758
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-17
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiplexing Ports (Computers) Switches System recovery Routing IP networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tree-Based Routing for Faulty On-Chip Networks with Mesh Topology

A Multiple Interfaces Routing System Embedded on FPGA

A SpaceWire router architecture with non-blocking packet transfer mechanism

OpenISMA: An Approach of Achieving a Scalable OpenFlow Network by Identifiers Separating and Mapping

A high-throughput and size-efficient NoC buffer design method

FlexOE: A congestion-aware routing algorithm for NoCs

Power-aware design of IP core networks under general traffic demands

SRSO: A Scalable Routing Scheme for Large-Scale Open Flow Networks

Design of a reconfigurable pipelined switch for faulty on-chip networks

Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm

Similar Documents

Tree-Based Routing for Faulty On-Chip Networks with Mesh Topology

A Multiple Interfaces Routing System Embedded on FPGA

A SpaceWire router architecture with non-blocking packet transfer mechanism

OpenISMA: An Approach of Achieving a Scalable OpenFlow Network by Identifiers Separating and Mapping

A high-throughput and size-efficient NoC buffer design method

FlexOE: A congestion-aware routing algorithm for NoCs

Power-aware design of IP core networks under general traffic demands

SRSO: A Scalable Routing Scheme for Large-Scale Open Flow Networks

Design of a reconfigurable pipelined switch for faulty on-chip networks

Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm