NDLI: A 4-µW 0.8-V rail-to-rail input/output CMOS fully differential OpAmp

Content Provider	IEEE Xplore Digital Library
Author	Valero, M.R. Celma, S. Medrano, N. Calvo, B.
Copyright Year	2011
Description	Author affiliation: Group of Electronic Design - I3A, University of Zaragoza, E-50009, Spain (Valero, M.R.; Celma, S.; Medrano, N.; Calvo, B.)
Abstract	This paper presents an ultra low power rail-to-rail input/output operational amplifier (OpAmp) designed in a low cost 0.18 µm CMOS technology. In this OpAmp, rail-to-rail input operation is enabled by using complementary input pairs with gm control. To maximize the output swing a rail-to-rail output stage is employed. For low-voltage low-power operation, the operating transistors in the input and output stage are biased in the sub-threshold region. The simulated DC open loop gain is 51 dB, and the slew-rate is 0.04 V/µs with a 10 pF capacitive load connected to each of the amplifier outputs. For the same load, the simulated unity gain frequency is 131 kHz with a 64° phase margin. A common-mode feed-forward circuit (CMFF) increases CMRR, reducing drastically the variations in the output common mode voltage and keeping the DC gain almost constant. In fact, their relative error remains below 1.2 % for a (−20°C, +120°C) temperature span. In addition, the proposed OpAmp is very simple and consumes only 4 µW at 0.8 V supply.
Starting Page	137
Ending Page	140
File Size	422556
Page Count	4
File Format	PDF
ISBN	9781424491384
e-ISBN	9781424491377
e-ISBN	9781424491360
DOI	10.1109/PRIME.2011.5966236
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-03
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Operational amplifiers Low-voltage Low-power CMOS Design Fully Differential OpAmp Rail to rail inputs Rail-to-Rail OpAmp CMOS integrated circuits Transistors Gain Transconductance MOS devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An ultra low-power low-voltage class AB CMOS fully differential OpAmp

A 0.8-V 1.2-μW rail-to-rail fully differential OpAmp with adaptive biasing

Fully Differential Rail-to-rail Input Opamp With Novel Constant-transconductance Control In 120nm CMOS Technology

1-V Rail-to-Rail CMOS OpAmp With Improved Bulk-Driven Input Stage

A fully differential 1.5 V low-power CMOS operational amplifier with a rail-to-rail current-regulated constant-g/sub m/ input stage

A constant input transconductance and rail-to-rail input/output swing SiC CMOS op amp

A low voltage CMOS rail-to-rail operational amplifier based on flipped differential pairs

A low-voltage low-power fully differential rail-to-rail input/output opamp in 65-nm CMOS

Rail-to-rail input stages: A voltage-mode design technique and a figure-of-merit

A 4-µW 0.8-V rail-to-rail input/output CMOS fully differential OpAmp

Similar Documents

An ultra low-power low-voltage class AB CMOS fully differential OpAmp

A 0.8-V 1.2-μW rail-to-rail fully differential OpAmp with adaptive biasing

Fully Differential Rail-to-rail Input Opamp With Novel Constant-transconductance Control In 120nm CMOS Technology

1-V Rail-to-Rail CMOS OpAmp With Improved Bulk-Driven Input Stage

A fully differential 1.5 V low-power CMOS operational amplifier with a rail-to-rail current-regulated constant-g/sub m/ input stage

A constant input transconductance and rail-to-rail input/output swing SiC CMOS op amp

A low voltage CMOS rail-to-rail operational amplifier based on flipped differential pairs

A low-voltage low-power fully differential rail-to-rail input/output opamp in 65-nm CMOS

Rail-to-rail input stages: A voltage-mode design technique and a figure-of-merit

A 4-µW 0.8-V rail-to-rail input/output CMOS fully differential OpAmp